| поискавой системы для электроныых деталей |
|
AD9684 датащи(PDF) 52 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9684 датащи(HTML) 52 Page - Analog Devices |
|
52 / 65 page ![]() Data Sheet AD9684 TEST MODES ADC TEST MODES The AD9684 has various test options that aid in the system level implementation. The AD9684 has ADC test modes that are available in Register 0x550. These test modes are described in Table 26. When an output test mode is enabled, the analog section of the ADC is disconnected from the digital back-end blocks and the test pattern is run through the output formatting block. Some of the test patterns are subject to output formatting, and some are not. The pseudorandom number (PN) generators from the PN sequence tests can be reset by setting Bit 4 or Bit 5 of Register 0x550. These tests can be performed with or without an analog signal (if present, the analog signal is ignored); however, they do require an encode clock. For more information, see the AN-877 Application Note, Interfacing to High Speed ADCs via SPI. Table 26. ADC Test Modes Output Test Mode Bit Sequence Pattern Name Expression Default/Seed Value Sample (N, N + 1, N + 2, …) 0000 Off (default) Not applicable Not applicable Not applicable 0001 Midscale short 00 0000 0000 0000 Not applicable Not applicable 0010 +Full-scale short 01 1111 1111 1111 Not applicable Not applicable 0011 −Full-scale short 10 0000 0000 0000 Not applicable Not applicable 0100 Checkerboard 10 1010 1010 1010 Not applicable 0x1555, 0x2AAA, 0x1555, 0x2AAA, 0x1555 0101 PN sequence long x23 + x18 + 1 0x3AFF 0x3FD7, 0x0002, 0x26E0, 0x0A3D, 0x1CA6 0110 PN sequence short x9 + x5 + 1 0x0092 0x125B, 0x3C9A, 0x2660, 0x0c65, 0x0697 0111 One-/zero-word toggle 11 1111 1111 1111 Not applicable 0x0000, 0x3FFF, 0x0000, 0x3FFF, 0x0000 1000 User input Register 0x551 to Register 0x558 Not applicable For repeat mode: User Pattern 1[15:2], User Pattern 2[15:2], User Pattern 3[15:2], User Pattern 4[15:2], User Pattern 1[15:2]… For single mode: User Pattern 1[15:2], User Pattern 2[15:2], User Pattern 3[15:2], User Pattern 4[15:2], 0x0000… 1111 Ramp output (x) % 214 Not applicable (x) % 214, (x + 1) % 214, (x + 2) % 214, (x + 3) % 214 Rev. 0 | Page 51 of 64 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |