поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AD9684 датащи(PDF) 49 Page - Analog Devices

номер детали AD9684
подробное описание детали  Dual Analog-to-Digital Converter
PDF  65 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

AD9684 датащи(HTML) 49 Page - Analog Devices

Back Button AD9684 Datasheet HTML 45Page - Analog Devices AD9684 Datasheet HTML 46Page - Analog Devices AD9684 Datasheet HTML 47Page - Analog Devices AD9684 Datasheet HTML 48Page - Analog Devices AD9684 Datasheet HTML 49Page - Analog Devices AD9684 Datasheet HTML 50Page - Analog Devices AD9684 Datasheet HTML 51Page - Analog Devices AD9684 Datasheet HTML 52Page - Analog Devices AD9684 Datasheet HTML 53Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 65 page
background image
AD9684
Data Sheet
MULTICHIP SYNCHRONIZATION
The AD9684 has a SYNC± input that allows the user flexible
options for synchronizing the internal blocks. The SYNC±
input is a source synchronous system reference signal that
enables multichip synchronization. The input clock divider,
DDCs, and signal monitor block LVDS output link can be
synchronized using the SYNC± input. For the highest level of
timing accuracy, SYNC± must meet the setup and hold
requirements relative to the CLK± input.
The flowchart in Figure 67 shows the internal mechanism by
which multichip synchronization can be achieved in the AD9684.
The AD9684 supports several features that aid users in meeting
the requirements for capturing SYNC± signals. The SYNC±
sample event can be defined as either a synchronous low to high
transition or a synchronous high to low transition. Additionally,
the AD9684 allows the SYNC± signal to be sampled using
either the rising edge or the falling edge of the CLK± input. The
AD9684 can also to ignore a programmable number (up to 16)
of SYNC± events. The SYNC± control options can be selected
using Register 0x120 and Register 0x121.
YES
UPDATE
SETUP/HOLD
DETECTOR STATUS
REG (0x128)
INCREMENT
SYNC± IGNORE
COUNTER
YES
NO
SYNC±
ENABLED?
REG (0x120)
NO
CLOCK
DIVIDER
> 1?
REG (0x10B)
YES
NO
INPUT
CLOCK
DIVIDER
ALIGNMENT
REQUIRED?
YES
NO
NO
YES
ALIGN CLOCK
DIVIDER
PHASE TO
SYNC±
DDC NCO
ALIGNMENT
ENABLED?
REG (0x300)
NO
RESET
SYNC± IGNORE
COUNTER
NO
START
SYNC±
ASSERTED?
YES
NO
YES
ALIGN SIGNAL
MONITOR
COUNTERS
YES
NO
NO
INCREMENT
SYNC±
COUNTER
REG (0x12A)
BACK TO START
SYNC±
IGNORE
COUNTER
EXPIRED?
REG (0x121)
CLOCK
DIVIDER
AUTO ADJUST
ENABLED?
REG (0x10D)
SIGNAL
MONITOR
SYNC
ENABLED?
REG (0x26F)
ALIGN PHASE OF ALL
INTERNAL CLOCKS
TO SYNC±
YES
CLOCK
ALIGNMENT
REQUIRED?
ALIGN DDC
NCO PHASE
ACCUMULATOR
Figure 67. Multichip Synchronization
Rev. 0 | Page 48 of 64



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com