ECT25S80 datasheet(16/45 Pages) E-CMOS

16 / 45 page

E-CMOS Corp. (www.ecmos.com.tw)

Page 16 of 45

5B16N-Rev.F001

ECT25S80

8M BIT SPI NOR FLASH

Configuration and Status Instructions

Write Enable (06H)

See Figure 5, the Write Enable instruction is for setting the Write Enable Latch bit. The Write Enable Latch bit

must be set prior to every Page Program, Sector Erase, Block Erase, Chip Erase and Write Status Register

instruction. The Write Enable instruction sequence: /CS goes low sending the Write Enable instruction /CS

goes high.

Figure 5. Write Enable Sequence Diagram

Write Disable (04H)

See Figure 6, the Write Disable instruction is for resetting the Write Enable Latch bit. The Write Disable

instruction sequence: /CS goes low

Sending the Write Disable instruction /CS goes high.The WEL bit is reset

by following condition:Power-up and upon completion of the Write status Register, Page Program, Sector

Erase, Block Erase and Chip Erase instructions.

Figure 6. Write Disable Sequence Diagram

Read Status Register (05H or 35H)

See Figure7 the Read Status Register (RDSR) instruction is for reading the Status Register. The Status

When one of these cycles is in progress, it is recommended to check the Write in Progress (WIP) bit before

sending a new instruction to the device. It is also possible to read the Status Register continuously. For

instruction code “05H”, the SO will output Status Register bits S7~S0. The instruction code “35H”, the SO will

output Status Register bits S15~S8.

ECT25S80 датащи(PDF) 16 Page - E-CMOS Corporation