ST7FOXA0 datasheet(49/123 Pages) STMICROELECTRONICS

49 / 123 page

ST7FOXA0

Power saving modes

49/123

As soon as Halt mode is entered, and if the AWUEN bit has been set in the AWUCSR

a fixed divider and a programmable prescaler controlled by the AWUPR register. The output

of this prescaler provides the delay time. When the delay has elapsed, the following actions

are performed:

●

the AWUF flag is set by hardware,

●

an interrupt wakes-up the MCU from Halt mode,

●

the main oscillator is immediately turned on and the 256 CPU cycle delay is used to

stabilize it.

After this start-up delay, the CPU resumes operation by servicing the AWUFH interrupt. The

AWU flag and its associated interrupt are cleared by software reading the AWUCSR

To compensate for any frequency dispersion of the AWU RC oscillator, it can be calibrated

by measuring the clock frequency fAWU_RC and then calculating the right prescaler value.

Measurement mode is enabled by setting the AWUM bit in the AWUCSR register in Run

mode. This connects fAWU_RC to the Input Capture of the 8-bit Lite timer, allowing the

fAWU_RC to be measured using the main oscillator clock as a reference timebase.

Similarities with halt mode

The following AWUFH mode behavior is the same as normal Halt mode:

●

The MCU can exit AWUFH mode by means of any interrupt with exit from Halt

capability or a reset (see Section 7.4: Active-halt and halt modes).

●

When entering AWUFH mode, the I bit in the CC register is forced to 0 to enable

interrupts. Therefore, if an interrupt is pending, the MCU wakes up immediately.

●

In AWUFH mode, the main oscillator is turned off causing all internal processing to be

stopped, including the operation of the on-chip peripherals. None of the peripherals are

clocked except those which get their clock supply from another clock generator (such

as an external or auxiliary oscillator like the AWU oscillator).

●

The compatibility of watchdog operation with AWUFH mode is configured by the

WDGHALT option bit in the option byte. Depending on this setting, the HALT instruction

when executed while the watchdog system is enabled, can generate a watchdog Reset.

Figure 24.

AWUF halt timing diagram

AWUFH interrupt

fCPU

RUN MODE

HALT MODE

256 tCPU

RUN MODE

fAWU_RC

Clear

by software

tAWU

Obsolete

Product(s)

- Obsolete

Product(s)

ST7FOXA0 датащи(PDF) 49 Page - STMicroelectronics

ST7FOXA0 датащи(HTML) 49 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL