 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
PC87309VLJ датащи(PDF) 157 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
PC87309VLJ датащи(HTML) 157 Page - National Semiconductor (TI) |
|
|
157 / 192 page  Power Management (Logical Device 4) 157 www.national.com Bit 3 - UART1 Clock Enable This bit is ANDed with bit 1 of the SuperI/O UART1 Con- figuration register at index F0h of Logical Device 3. If, ei- ther bit is cleared to 0, the clock is disabled. Both bits must be set to 1 to enable the clock. 0: The clock is disabled. 1: If bit 1 of the SuperI/O UART1 Configuration regis- ter is set to 1, the clock is enabled. (Default) Bits 5,4 - Reserved Bit 6 - UART2 Busy Indicator When set to 1, this read-only bit indicates the UART2 is busy. It is also accessed via the SuperI/O UART2 Con- figuration register at index F0h of Logical Device 2. See Section 2.7 on page 31. Bit 7 - UART1 Busy Indicator When set to 1, this read-only bit indicates the UART1 is busy. It is also accessed via the SuperI/O UART1Configuration register at index F0h of Logical Device 3. See Section 2.8 on page 32. 7.3 POWER MANAGEMENT REGISTER BITMAPS Index of a Power Read Only 76543210 Reset Required 0 0 0 0 0 0 0 0 0 0 0 Base Address Power Management Management Register Index Register, +00h Data in the Indicated Power 76543210 Reset Required 0 0 0 0 0 0 0 0 Base Address Power Management Management Register Data Register, + 01h KBC Function Enable 76543210 Reset Required 1 0 0 1 1 1 1 0 0 0 0 Index 00h Function Enable UART2 and Infrared Function Enable Register 1 (FER1), FDC Function Enable Parallel Port Function Enable UART1 Function Enable Reserved Reserved FDC TRI-STATE Control 76543210 Reset Required 0 0 0 0 0 0 0 0 Index 02h Power Management Control 1 Register Parallel Port TRI-STATE Control UART2 and Infrared TRI-STATE Control Reserved Reserved UART1 TRI-STATE Control (PMC1) UART1 Clock Enable 76543210 Reset Required 0 1 1 1 0 0 0 0 Index 04h Power Management Control 3 Register Reserved PM Timer Clock Enable UART1 Busy Indicator UART2 Busy Indicator UART2 Clock Enable Parallel Port Clock Enable (PMC3) |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
