поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MPC855 датащи(PDF) 55 Page - Motorola, Inc

номер детали MPC855
подробное описание детали  Family Hardware Specifications
PDF  76 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MOTOROLA [Motorola, Inc]
домашняя страница  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

MPC855 датащи(HTML) 55 Page - Motorola, Inc

Back Button MPC855 Datasheet HTML 51Page - Motorola, Inc MPC855 Datasheet HTML 52Page - Motorola, Inc MPC855 Datasheet HTML 53Page - Motorola, Inc MPC855 Datasheet HTML 54Page - Motorola, Inc MPC855 Datasheet HTML 55Page - Motorola, Inc MPC855 Datasheet HTML 56Page - Motorola, Inc MPC855 Datasheet HTML 57Page - Motorola, Inc MPC855 Datasheet HTML 58Page - Motorola, Inc MPC855 Datasheet HTML 59Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 55 / 76 page
background image
MOTOROLA
MPC860 Family Hardware Specifications
55
SCC in NMSI Mode Electrical Specifications
11.6 SCC in NMSI Mode Electrical Specifications
Table 11-18 provides the NMSI external clock timing.
Table 11-19 provides the NMSI internal clock timing.
Figure 11-54 through Figure 11-56 show the NMSI timings.
Table 11-18. NMSI External Clock Timing
Num
Characteristic
All Frequencies
Unit
Min
Max
100
RCLK1 and TCLK1 width high 1
1 The ratios SYNCCLK/RCLK1 and SYNCCLK/TCLK1 must be greater than or equal to 2.25/1.
1/SYNCCLK
ns
101
RCLK1 and TCLK1 width low
1/SYNCCLK + 5
ns
102
RCLK1 and TCLK1 rise/fall time
15.00
ns
103
TXD1 active delay (from TCLK1 falling edge)
0.00
50.00
ns
104
RTS1 active/inactive delay (from TCLK1 falling edge)
0.00
50.00
ns
105
CTS1 setup time to TCLK1 rising edge
5.00
ns
106
RXD1 setup time to RCLK1 rising edge
5.00
ns
107
RXD1 hold time from RCLK1 rising edge 2
2 Also applies to CD and CTS hold time when they are used as an external sync signal.
5.00
ns
108
CD1 setup Time to RCLK1 rising edge
5.00
ns
Table 11-19. NMSI Internal Clock Timing
Num
Characteristic
All Frequencies
Unit
Min
Max
100
RCLK1 and TCLK1 frequency 1
1 The ratios SYNCCLK/RCLK1 and SYNCCLK/TCLK1 must be greater or equal to 3/1.
0.00
SYNCCLK/3
MHz
102
RCLK1 and TCLK1 rise/fall time
ns
103
TXD1 active delay (from TCLK1 falling edge)
0.00
30.00
ns
104
RTS1 active/inactive delay (from TCLK1 falling edge)
0.00
30.00
ns
105
CTS1 setup time to TCLK1 rising edge
40.00
ns
106
RXD1 setup time to RCLK1 rising edge
40.00
ns
107
RXD1 hold time from RCLK1 rising edge 2
2 Also applies to CD and CTS hold time when they are used as an external sync signals.
0.00
ns
108
CD1 setup time to RCLK1 rising edge
40.00
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com