поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

FPD87310 датащи(PDF) 19 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
номер детали FPD87310
подробное описание детали  Universal Interface XGA Panel Timing Controller with RSDS??(Reduced Swing Differential Signaling) and FPD-Link
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NSC [National Semiconductor (TI)]
домашняя страница  http://www.national.com
Logo NSC - National Semiconductor (TI)

FPD87310 датащи(HTML) 19 Page - National Semiconductor (TI)

Back Button FPD87310 Datasheet HTML 15Page - National Semiconductor (TI) FPD87310 Datasheet HTML 16Page - National Semiconductor (TI) FPD87310 Datasheet HTML 17Page - National Semiconductor (TI) FPD87310 Datasheet HTML 18Page - National Semiconductor (TI) FPD87310 Datasheet HTML 19Page - National Semiconductor (TI) FPD87310 Datasheet HTML 20Page - National Semiconductor (TI) FPD87310 Datasheet HTML 21Page - National Semiconductor (TI) FPD87310 Datasheet HTML 22Page - National Semiconductor (TI) FPD87310 Datasheet HTML 23Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 28 page
background image
Pin Description (Continued)
Symbol
Pin Count
Type
Function
PI
1
I
Reference for Reduced Swing Differential Outputs
GENERAL PURPOSE OUTPUTS
Symbol
Pin Count
Type
Function
GPO[9:0]
10
TO/OD
General Purpose Outputs (Programmable)
EEPROM INTERFACE
Symbol
Pin Count
Type
Function
EE_SD
1
I/OD
EEPROM Serial Data
EE_SC
1
OD
EEPROM Clock
POWER SUPPLY
Symbol
Pin Count
Type
Function
V
DDA
1
P
FPD-Link PLL and Bandgap Power
V
DDD
2
P
FPD-Link Receiver Power
V
DD
5
P
Digital Power
V
DDIO
6
P
Digital I/O Power
V
SSP
1
G
FPD-Link PLL Ground
V
SSA
1
G
FPD-Link Bandgap Ground
V
SSD
1
G
FPD-Link Receiver Ground
V
SS
5
G
Digital Ground
V
SSIO
6
G
Digital I/O Ground
TEST/CONFIGURATION
Symbol
Pin Count
Type
Function
FIX_VERT
1
I
Selects VSYNC or ENAB for Vertical Timing
”0” = ENAB Vertical Timing
”1” = VSYNC Vertical Timing
FIX_HORIZ
1
I
Selects HSYNC or ENAB for Horizontal Timing
“0” = ENAB Horizontal Timing
“1” = HYNC Horizontal Timing
TEST[0,1,2,4,5]
5
I
Test/Configuration Pins
TEST[0]-Must be “0”
TEST[1]-Must be “0”
TEST[2] EEPROM Init Value Download Control
“0” - Downloaded every 5 frames
“1” - Downloaded once at Power-Up
TEST[4]-Must be “0”
TEST[5]-Must be “0”
Pin Type Legend
I
TTL Input
STI
Schmitt Trigger TTL Input
I/TO
TTL Input/TRI-STATE® Output
TO
TRI-STATE Output
OD
Open Drain Output
LVDSI
Low Voltage Differential Signal Input
RSDSO
Reduced Swing Differential Sgnal Output
P
Power
G
Ground
Appendix A: GPO (General
Purpose Output) Programming
Examples
The GPO control generation is based on the internal line
count and pixel count shown in
Figures 16, 17. Two pro-
grammable registers (Vertical Start and Vertical Duration)
control the vertical component of the control signal. This es-
tablishes at what line and for how many lines the control sig-
www.national.com
19



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com