MPC823 datasheet(19/74 Pages) MOTOROLA

19 / 74 page

Communication Processor Module

MOTOROLA

MPC823 REFERENCE MANUAL

16-397

E—Empty

0 = The data buffer associated with this RX buffer descriptor is filled with received data

or data reception is aborted due to an error condition. The core is free to examine

or write to any fields of this RX buffer descriptor. The communication processor

module does not use this buffer descriptor as long as the E bit is zero.

1 = The data buffer associated with this buffer descriptor is empty or reception is

currently in progress. This RX buffer descriptor and its associated receive buffer

are owned by the communication processor module. Once the E bit is set, the core

must not write any fields of this RX buffer descriptor.

Bits 1, 4–5, 8–9, 13, and 15—Reserved

These bits are reserved and must be set to 0.

W—Wrap (Final Buffer Descriptor in Table)

0 = This is not the last buffer descriptor in the RX buffer descriptor table.

1 = This is the last buffer descriptor in the RX buffer descriptor table. After this buffer

is used, the communication processor module receives incoming data into the first

buffer descriptor that RBASE points to in the table. The number of RX buffer

descriptors in this table is programmable and determined only by the W bit and

overall space constraints of the dual-port RAM.

I—Interrupt

0 = No interrupt is generated after this buffer is filled.

1 = The RX bit in the event register is set when this buffer is completely filled by the

communication processor module, indicating the need for the core to process the

buffer. The RX bit can cause an interrupt if it is enabled.

CM—Continuous Mode

0 = Normal operation.

1 = The E bit is not cleared by the communication processor module after this buffer

descriptor is closed, thus allowing the associated data buffer to be automatically

overwritten next time the communication processor module accesses this buffer

descriptor. However, the E bit is cleared if an error occurs during reception,

regardless of how the CM bit is set.

ID—Buffer Closed on Reception of Idles

This bit indicates that the buffer has closed because a programmable number of consecutive

idle sequences have been received. The communication processor module writes this bit

after the received data is in the associated data buffer.

BR—Buffer Closed on Reception of Break

This bit indicates that the buffer has closed because a break sequence has been received.

The communication processor module writes this bit after the received data is in the

associated data buffer.

0 = No break sequence is received.

1 = A break sequence is received and the buffer closes.

MPC823 датащи(PDF) 19 Page - Motorola, Inc

MPC823 датащи(HTML) 19 Page - Motorola, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74

датащи скачать

ссылки URL