| поискавой системы для электроныых деталей |
|
SST25PF080B датащи(PDF) 12 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
SST25PF080B датащи(HTML) 12 Page - Microchip Technology |
|
12 / 32 page ![]() SST25PF080B DS20005137B-page 12 2014 Microchip Technology Inc. 4.5.7 4-KBYTE SECTOR-ERASE The Sector-Erase instruction clears all bits in the selected 4 KByte sector to FFH. A Sector-Erase instruction applied to a protected memory area will be ignored. Prior to any Write operation, the Write-Enable (WREN) instruction must be executed. CE# must remain active low for the duration of any command sequence. The Sector-Erase instruction is initiated by executing an 8-bit command, 20H, followed by address bits [A23-A0]. Address bits [AMS-A12] (AMS = Most Sig- nificant address) are used to determine the sector address (SAX), remaining address bits can be VIL or VIH. CE# must be driven high before the instruction is exe- cuted. The user may poll the Busy bit in the software status register or wait TSE for the completion of the internal self-timed Sector-Erase cycle. See Figure 4-10 for the Sector-Erase sequence. FIGURE 4-10: SECTOR-ERASE SEQUENCE 4.5.8 32-KBYTE AND 64-KBYTE BLOCK- ERASE The 32-KByte Block-Erase instruction clears all bits in the selected 32 KByte block to FFH. A Block-Erase instruction applied to a protected memory area will be ignored. The 64-KByte Block-Erase instruction clears all bits in the selected 64 KByte block to FFH. A Block-Erase instruction applied to a protected memory area will be ignored. Prior to any Write operation, the Write-Enable (WREN) instruction must be executed. CE# must remain active low for the duration of any command sequence. The 32-KByte Block-Erase instruction is initiated by executing an 8-bit command, 52H, followed by address bits [A23-A0]. Address bits [AMS-A15] (AMS = Most Sig- nificant Address) are used to determine block address (BAX), remaining address bits can be VIL or VIH. CE# must be driven high before the instruction is executed. The 64-KByte Block-Erase instruction is initiated by executing an 8-bit command D8H, followed by address bits [A23-A0]. Address bits [AMS-A16] are used to determine block address (BAX), remaining address bits can be VIL or VIH. CE# must be driven high before the instruction is executed. The user may poll the Busy bit in the software status register or wait TBE for the completion of the internal self-timed 32- KByte Block-Erase or 64-KByte Block-Erase cycles. See Figures 4-11 and 4-12 for the 32-KByte Block- Erase and 64-KByte Block-Erase sequences. FIGURE 4-11: 32-KBYTE BLOCK-ERASE SEQUENCE CE# SO SI SCK ADD. 01 2 3 4 5 6 7 8 ADD. ADD. 20 HIGH IMPEDANCE 15 16 23 24 31 MODE 0 MODE 3 25137 SecErase.0 MSB MSB CE# SO SI SCK ADDR 01 2 3 4 5 6 7 8 ADDR ADDR 52 HIGH IMPEDANCE 15 16 23 24 31 MODE 0 MODE 3 25137 32KBklEr.0 MSB MSB |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |