поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

PM8313 датащи(PDF) 67 Page - PMC-Sierra, Inc

номер детали PM8313
подробное описание детали  M13 MULTIPLEXER
PDF  192 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  PMC [PMC-Sierra, Inc]
домашняя страница  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM8313 датащи(HTML) 67 Page - PMC-Sierra, Inc

Back Button PM8313 Datasheet HTML 63Page - PMC-Sierra, Inc PM8313 Datasheet HTML 64Page - PMC-Sierra, Inc PM8313 Datasheet HTML 65Page - PMC-Sierra, Inc PM8313 Datasheet HTML 66Page - PMC-Sierra, Inc PM8313 Datasheet HTML 67Page - PMC-Sierra, Inc PM8313 Datasheet HTML 68Page - PMC-Sierra, Inc PM8313 Datasheet HTML 69Page - PMC-Sierra, Inc PM8313 Datasheet HTML 70Page - PMC-Sierra, Inc PM8313 Datasheet HTML 71Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 67 / 192 page
background image
PM8313 D3MX
DATA SHEET
PMC-920702
ISSUE 5
M13 MULTIPLEXER
57
Register 03H: Master HDLC Configuration
Bit
Type
Function
Default
Bit7
R/W
REXHDLC
0
Bit6
R/W
TEXHDLC
1
Bit5
Unused
X
Bit4
Unused
X
Bit3
R/W
REOMPOL
0
Bit2
R/W
TUDRPOL
0
Bit1
R/W
RINTPOL
0
Bit0
R/W
TINTPOL
0
The Master HDLC Configuration Register is provided at D3MX read/write
address 03H.
REXHDLC:
The state of the receive external HDLC (REXHDLC) bit determines whether
the C-bit parity path maintenance data link is terminated by the internal HDLC
receiver or by an external HDLC receiver. When the REXHDLC bit is a logic
0, the internal HDLC receiver is selected; the RDLCLK/RDLINT pin is
configured to output the interrupt signal (RDLINT) from the internal HDLC
receiver and the RDLSIG/RDLEOM pin is configured to output the end-of-
message signal (RDLEOM) from the internal HDLC receiver. When the
REXHDLC bit is a logic 1, the use of an external HDLC receiver is selected;
the RDLSIG/RDLEOM pin is configured to output the data link data stream
(RDLSIG) and the RDLCLK/RDLINT pin is configured to output the data link
clock signal (RDLCLK). The REXHDLC bit is cleared to logic 0 upon reset.
TEXHDLC:
The state of the transmit external HDLC (TEXHDLC) bit determines whether
the C-bit parity path maintenance data link is sourced by the internal HDLC
transmitter or by an external HDLC transmitter. When the TEXHDLC bit is a
logic 0, the internal HDLC transmitter is selected; the TDLCLK/TDLINT pin is
configured as an output to present the interrupt signal (TDLINT) from the
internal HDLC transmitter and the TDLSIG/TDLUDR pin is configured to
output the underrun signal (TDLUDR) from the internal HDLC transmitter.
When the TEXHDLC bit is a logic 1, the use of an external HDLC transmitter
is selected; the TDLSIG/TDLUDR pin is configured to input the data link data



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com