поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

PM8313 датащи(PDF) 33 Page - PMC-Sierra, Inc

номер детали PM8313
подробное описание детали  M13 MULTIPLEXER
PDF  192 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  PMC [PMC-Sierra, Inc]
домашняя страница  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM8313 датащи(HTML) 33 Page - PMC-Sierra, Inc

Back Button PM8313 Datasheet HTML 29Page - PMC-Sierra, Inc PM8313 Datasheet HTML 30Page - PMC-Sierra, Inc PM8313 Datasheet HTML 31Page - PMC-Sierra, Inc PM8313 Datasheet HTML 32Page - PMC-Sierra, Inc PM8313 Datasheet HTML 33Page - PMC-Sierra, Inc PM8313 Datasheet HTML 34Page - PMC-Sierra, Inc PM8313 Datasheet HTML 35Page - PMC-Sierra, Inc PM8313 Datasheet HTML 36Page - PMC-Sierra, Inc PM8313 Datasheet HTML 37Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 192 page
background image
PM8313 D3MX
DATA SHEET
PMC-920702
ISSUE 5
M13 MULTIPLEXER
23
Pin Name
Type
Pin No. Function
TD1CLK1
TD1CLK2
TD1CLK3
TD1CLK4
TD1CLK5
TD1CLK6
TD1CLK7
TD1CLK8
TD1CLK9
TD1CLK10
TD1CLK11
TD1CLK12
TD1CLK13
TD1CLK14
TD1CLK15
TD1CLK16
TD1CLK17
TD1CLK18
TD1CLK19
TD1CLK20
TD1CLK21
TD1CLK22
TD1CLK23
TD1CLK24
TD1CLK25
TD1CLK26
TD1CLK27
TD1CLK28
Input
201
194
187
181
176
172
167
160
156
152
148
143
138
134
128
123
117
112
107
103
99
92
88
83
77
72
68
63
The transmit DS1 clock (TD1CLK[28:1]) signals
provide timing for each of the 28 DS1 streams
to be multiplexed. The TD1CLK[28:1] signals
should nominally be 1.544 MHz clocks, and
should have the minimal jitter and wander of a
standard DS1 line signal. The TD1DAT[28:1]
inputs are sampled on the rising edges of the
corresponding TD1CLK[28:1] signals.
When the internal M12 multiplexers are
configured for G.747 multiplexing, every fourth
TD1CLK signal (TD1CLK4, 8, 12, 16, 20, 24,
28) is unused and ignored. The remaining
TD1CLK signals should then nominally be
2.048 MHz clocks.
When the internal M12 multiplexers are
bypassed, every fourth TD1CLK signal
(TD1CLK4, 8, 12, 16, 20, 24, 28) should then
become a DS2 rate clock operating at
nominally 6.312 MHz. The remaining TD1CLK
signals for the particular M12 multiplexer
bypassed are then unused and ignored.
The internal M12 multiplexers may be
bypassed or configured for G.747 multiplexing
on an individual basis. Thus the configuration
of each of the seven blocks of four TD1CLK
signals is independently programmable.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com