CS89712 datasheet(154/170 Pages) CIRRUS

номер детали	CS89712

подробное описание детали	HIGH-PERFORMANCE, LOW-POWER SYSTEM-ON-CHIP WITH 10BASE-T ETHERNET CONTROLLER

PDF	170 Pages

Scroll/Zoom	100%

производитель	CIRRUS [Cirrus Logic]

домашняя страница	http://www.cirrus.com

Logo

154 / 170 page

CS89712

154

DS502PP2

Figure 26. Consecutive Memory Write Cycles with Minimum Wait States

Notes: 1. tnCSWR = 35 nsec at 36.864 MHz, 70 ns at 18.432 MHz

Maximum values for minimum wait states. This time can be extended by integer multiples of the

clock period (27 nsec at 36 MHz or 54 nsec at 18.432 MHz), by either driving EXPRDY low and/or

by programming a number of wait states. EXPRDY is sampled on the falling edge of EXPCLK

before the data transfer. If low at this point, the transfer is delayed by one clock period where

EXPRDY is sampled again. EXPCLK need not be referenced when driving EXPRDY, but is shown

for clarity.

2. Consecutive reads with sequential access enabled are identical except that the sequential access

wait state field is used to determine the number of wait states, and no idle cycles are inserted

between successive non-sequential ROM/expansion cycles. This improves performance so the

SQAEN bit should always be set where possible.

3. Zero wait states for sequential writes is not permitted for memory devices which use nMWE pin, as

this cannot be driven with valid timing under zero wait state conditions.

tnCSWR

tADWR

Bus held

Write data

eXPCLK

nCS[5:0]

nMWE

A[27:0]

WORD

D[31:0]

nEXPRDY

CS89712 датащи(PDF) 154 Page - Cirrus Logic