 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
CS89712 датащи(PDF) 150 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CS89712 датащи(HTML) 150 Page - Cirrus Logic |
|
|
150 / 170 page  CS89712 150 DS502PP2 6.3 AC Characteristics These are specified at VDD = 3.3 volts and VSS = 0 volts over an operating temperature of 0°C to +70°C. The timing values are referenced to 1/2 VDD. Note: All SDRAM 36 MHz timings are for SDRAM operation. The values for 36 MHz include 1 wait state, the 18 MHz values have 0 wait states. Parameter Symbol 18/36 MHz Units Min Max Falling CS to data bus Hi-Z t1 0 25 ns Address change to valid write data t2 0 35 ns DATA in to falling EXPCLK setup time t3 18 —ns DATA in to falling EXPCLK hold time t4 0 — ns EXPRDY to falling EXPCLK setup time t5 18 — ns Falling EXPCLK to EXPRDY hold time t6 0 50 ns Rising nMWE to data invalid hold time t7 5 — ns Sequential data valid to falling nMWE setup time t8 –10 10 ns Row address to falling nRAS setup time t9 5 - ns Falling nRAS to row address hold time t10 25 - ns Column address to falling nCAS setup time t11 2 - ns Falling nCAS to column address hold time t12 25 - ns Write data valid to falling nCAS setup time t13 2 - ns Write data valid from falling nCAS hold time t14 50 - ns LCD CL2 low time t15 80 3,475 ns LCD CL2 high time t16 80 3,475 ns LCD falling CL[2] to rising CL[1] delay t17 0 25 ns LCD falling CL[1] to rising CL[2] t18 80 3,475 ns LCD CL[1] high time t19 80 3,475 ns LCD falling CL[1] to falling CL[2] t20 200 6,950 ns LCD falling CL[1] to FRM toggle t21 300 10,425 ns LCD falling CL[1] to M toggle t22 –10 20 ns LCD rising CL[2] to display data change t23 –10 20 ns Falling EXPCLK to address valid t24 — 5 ns Data valid to falling nMWE for non sequential access only t25 5 — ns SSICLK period (slave mode) t31 0 512 kHz SSICLK high t32 925 1025 ns SSICLK low t33 925 1025 ns SSICLK rise / fall time t34 7 ns SSICLK rising to RX and / or TX frame sync t35 528 ns SSICLK rising edge to frame sync low t36 448 ns SSICLK rising edge to TX data valid t37 80 ns SSIRXDA data set-up time t38 30 ns SSIRXDA data hold time t39 40 ns SSITXFR and / or SSIRXFR period t40 750 ns |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
