поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

PSOC4100M датащи(PDF) 6 Page - Cypress Semiconductor

номер детали PSOC4100M
подробное описание детали  Programmable System-on-Chip
PDF  41 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  CYPRESS [Cypress Semiconductor]
домашняя страница  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

PSOC4100M датащи(HTML) 6 Page - Cypress Semiconductor

Back Button PSOC4100M Datasheet HTML 2Page - Cypress Semiconductor PSOC4100M Datasheet HTML 3Page - Cypress Semiconductor PSOC4100M Datasheet HTML 4Page - Cypress Semiconductor PSOC4100M Datasheet HTML 5Page - Cypress Semiconductor PSOC4100M Datasheet HTML 6Page - Cypress Semiconductor PSOC4100M Datasheet HTML 7Page - Cypress Semiconductor PSOC4100M Datasheet HTML 8Page - Cypress Semiconductor PSOC4100M Datasheet HTML 9Page - Cypress Semiconductor PSOC4100M Datasheet HTML 10Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 41 page
background image
PSoC® 4: PSoC 4100M Family
Datasheet
Document Number: 001-96519 Rev. *E
Page 6 of 41
Watchdog Timer
A watchdog timer is implemented in the clock block running from
the low-frequency clock; this allows watchdog operation during
Deep Sleep and generates a watchdog reset or an interrupt if not
serviced before the timeout occurs. The watchdog reset is
recorded in the Reset Cause register.
Reset
The PSoC 4100M can be reset from a variety of sources
including a software reset. Reset events are asynchronous and
guarantee reversion to a known state. The reset cause is
recorded in a register, which is sticky through reset and allows
software to determine the cause of the reset. An XRES pin is
reserved for external reset to avoid complications with configu-
ration and multiple pin functions during power-on or reconfigu-
ration.
Voltage Reference
The PSoC 4100M reference system generates all internally
required references. A 1% voltage reference spec is provided for
the 12-bit ADC. To allow better signal-to-noise ratios (SNR) and
better absolute accuracy, it is possible to add an external bypass
capacitor to the internal reference using a GPIO pin or to use an
external reference for the SAR.
Analog Blocks
12-bit SAR ADC
The 12-bit SAR ADC can operate at a maximum sample rate of
806 Ksamples/second.
The block functionality is augmented for the user by adding a
reference buffer to it (trimmable to ±1%) and by providing the
choice of three internal voltage references: VDD, VDD/2, and
VREF (nominally 1.024 V) as well as an external reference
through a GPIO pin. The Sample-and-Hold (S/H) aperture is
programmable allowing the gain bandwidth requirements of the
amplifier driving the SAR inputs, which determine its settling
time, to be relaxed if required. The system performance will be
65 dB for true 12-bit precision if appropriate references are used
and system noise levels permit. To improve performance in noisy
conditions, it is possible to provide an external bypass (through
a fixed pin location) for the internal reference amplifier.
The SAR is connected to a fixed set of pins through an 8-input
sequencer (expandable to 16 inputs). The sequencer cycles
through selected channels autonomously (sequencer scan) and
does so with zero switching overhead (that is, the aggregate
sampling bandwidth is equal to 1 Msps, whether it is for a single
channel or distributed over several channels). The sequencer
switching is effected through a state machine or through
firmware-driven switching. A feature provided by the sequencer
is buffering of each channel to reduce CPU interrupt service
requirements. To accommodate signals with varying source
impedance and frequency, it is possible to have different sample
times programmable for each channel. In addition, the signal
range specification through a pair of range registers (low and
high range values) is implemented with a corresponding
out-of-range interrupt if the digitized value exceeds the
programmed range; this allows fast detection of out-of-range
values without the necessity of having to wait for a sequencer
scan to be completed and the CPU to read the values and check
for out-of-range values in software.
The SAR is able to digitize the output of the on-board temper-
ature sensor for calibration and other temperature-dependent
functions. The SAR is not available in Deep Sleep and Hibernate
modes as it requires a high-speed clock. The SAR operating
range is 1.71 to 5.5 V.
Figure 3. SAR ADC System Diagram
Data and
Status Flags
Reference
Selection
External
Reference
and
Bypass
(optional)
POS
NEG
SARSEQ
SARADC
Inputs from other Ports
VDD/2
VDDD
VREF
AHB System Bus and Programmable Logic
Interconnect
Sequencing
and Control



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com