CS8415A-CS datasheet(40/42 Pages) CIRRUS

40 / 42 page

CS8415A

16. APPENDIX C: PLL FILTER

16.1

General

An on-chip Phase Locked Loop (PLL) is used to re-

cover the clock from the incoming data stream.

Figure 17 is a simplified diagram of the PLL in

these parts. When the PLL is locked to an AES3 in-

put stream, it is updated at each preamble in the

AES3 stream. This occurs at twice the sampling

frequency, FS. When the PLL is locked to ILRCK,

it is updated at FS so that the duty cycle of the input

doesn’t affect jitter.

There are some applications where low jitter in the

recovered clock, presented on the RMCK pin, is

important. For this reason, the PLL has been de-

signed to have good jitter attenuation characteris-

tics, as shown in Figure 19. In addition, the PLL

has been designed to only use the preambles of

the AES3 stream to provide lock update informa-

tion to the PLL. This results in the PLL being im-

mune to data dependent jitter affects because the

AES3 preambles do not vary with the data.

The PLL has the ability to lock onto a wide range of

input sample rates with no external component

changes. If the sample rate of the input subse-

quently changes, for example in a varispeed appli-

cation, the PLL will only track up to ±12.5% from

the nominal center sample rate. The nominal cen-

ter sample rate is the sample rate that the PLL first

locks onto upon application of an AES3 data

stream or after enabling the CS8415A clocks by

setting the RUN control bit. If the 12.5% sample

rate limit is exceeded, the PLL will return to its wide

lock range mode and re-acquire a new nominal

center sample rate.

Phase

Comparator

and Charge Pump

÷N

VCO

RMCK

INPUT

Crip

Cfilt

Rfilt

Figure 17. PLL Block Diagram

CS8415A-CS датащи(PDF) 40 Page - Cirrus Logic

CS8415A-CS датащи(HTML) 40 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42

датащи скачать

ссылки URL