| поискавой системы для электроныых деталей |
|
ST92196A датащи(PDF) 172 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST92196A датащи(HTML) 172 Page - STMicroelectronics |
|
172 / 268 page ![]() 172/268 - FOUR-CHANNEL I2C BUS INTERFACE (I2C) I2C BUS INTERFACE (Cont’d) 8.9.3 Functional Description Refer to Section 8.9.6 for the bit definitions. Figure 70 gives the block diagram of the cell. By default, the I2C interface is in inactive slave mode, except when it initiates a transmit or receive sequence. After the microcontroller power-on reset state, the I2C interface is in reset state until the CLEAR bit (I2CCTR register) is reset. 8.9.3.1 Configuring the interface Before using the I2C interface, configure it as fol- lows. If it is to be used in slave mode, write the address assigned to the interface in the I2COAR register. If it is to be used in master mode, write the SCL clock frequency in the I2CFQR register. Then, select one of the four buses available and configure the corresponding pins to the alternate function (refer to the I/O port chapter). Depending on your application, you may use the advanced features (see the UNPROC and UNEXP bits of the I2CSTR2 register) by setting the AFEN bit of the I2CCTR register. You may also optionally set the RSRT and STOP bits of the I2CCTR register. You can enable the interrupt on stop condition and the Spike filter by setting the ISCEN and SFEN bits of the I2CSTR1 register. If you want to use the monitor feature, then set the MONITOR bit in the I2CCTR register. In all cases reset the CLEAR bit of the I2CCTR register to enable the I2C interface. Figure 70. I²C interface block diagram DATA REGISTER (I2CDR) OWN ADDRESS REGISTER (I2COAR) FREQUENCY REGISTER (I2CFQR) STATUS REGISTER 1 (I2CSTR1) CONTROL REGISTER (I2CCTR) SDA In SCL In INTERRUPT STATUS REGISTER 2 (I2CSTR2) CPU Interrupt CLOCK START & STOP SCL 1 SDA 1 SCL 2 SDA 2 SCL 3 SDA 3 SCL 4 SDA 4 GENERATION UNIT DETECTION UNIT UNIT START & STOP GENERATION COMPARATOR ADDRESS REGISTER SHIFT DATA UNIT BIT TRANSFER STATE MACHINE ERROR AND ARBITRATION UNIT Fast Mode Enable Acknowledge Bit SDA Out |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |