TVP7002IPZP datasheet(27/58 Pages) TI1

27 / 58 page

TVP7002

www.ti.com

SLES206C – MAY 2007 – REVISED APRIL 2013

Chip Revision

Subaddress

00h

Read Only

Chip revision [7:0]

Chip revision [7:0]: Chip revision number

H-PLL Feedback Divider MSBs

Subaddress

01h

Default (67h)

PLL divide [11:4]

PLL divide [11:0]: Controls the 12-bit horizontal PLL feedback divider value that determines the number of pixels per line. PLL divide [11:4]

bits should be loaded first whenever a change is required.

H-PLL Feedback Divider LSBs

Subaddress

02h

Default (20h)

PLL divide [3:0]

Reserved

PLL divide [11:0]: Controls the 12-bit horizontal PLL feedback divider value that determines the number of pixels per line. PLL divide [11:4]

bits should be loaded first whenever a change is required.

H-PLL Control

Subaddress

03h

Default (A8h)

VCO [1:0]

Charge Pump Current [2:0]

Reserved

VCO [1:0]: Selects VCO frequency range

VCO Gain

VCO Range

Pixel Clock Frequency (PCLK)

(KVCO)

00 =

Ultra low

PCLK < 36 MHz

01 =

Low

36 MHz

≤ PCLK < 70 MHz

10 =

150

Medium (default)

70 MHz

≤ PCLK < 135 MHz

11 =

200

High

135 MHz

≤ PCLK ≤ 165 MHz

Charge Pump Current [2:0]: Selects PLL charge pump current setting. The recommended charge pump current setting (ICP) can be

determined using the following equation.

ICP = 40 × KVCO/(pixels per line)

000 = 0: Small

101 = 5 (default)

111 = 7: Large

NOTE: Also see the PLL and CLAMP Control register at subaddress 0Fh.

Submit Documentation Feedback

Product Folder Links: TVP7002

TVP7002IPZP датащи(PDF) 27 Page - Texas Instruments

TVP7002IPZP датащи(HTML) 27 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58

датащи скачать

ссылки URL