| поискавой системы для электроныых деталей |
|
AP0101CS датащи(PDF) 12 Page - ON Semiconductor |
|
|
|||||||||||||||||||||||||||||
AP0101CS датащи(HTML) 12 Page - ON Semiconductor |
|
12 / 42 page ![]() AP0101CS/D Rev. 7, 1/16 EN 12 ©Semiconductor Components Industries, LLC,2016. AP0101CS HDR: Image Signal Processor (ISP) System Interfaces Hard Reset The AP0101CS enters the reset state when the external RESET_BAR signal is asserted LOW, as shown in Figure 5. All the output signals will be in High-Z state. Figure 5: Hard Reset Operation Note: This assumes auto-config. Soft Reset A soft reset sequence to the AP0101CS can be activated by writing to a register through the two-wire serial interface. Hard Standby Mode The AP0101CS can enter hard standby mode by using the external STANDBY signal, as shown in Figure 6. Entering Standby Mode 1. Assert STANDBY signal HIGH. Exiting Standby Mode 1. De-assert STANDBY signal LOW. Table 8: Hard Reset Symbol Definition Min Typ Max Unit t1 RESET_BAR pulse width 50 – – EXTCLK cycles t2 Active EXTCLK required after RESET_BAR asserted 10 – – t3 Active EXTCLK required before RESET_BAR de- asserted 10 – – t4 First two-wire serial interface communication after RESET_BAR is HIGH 100 – – EXTCLK Reset RESET_BAR Mode t 2 t 3 t 1 Internal Initialization Time SDATA Enter streaming mode t 4 All Outputs Data Active Data Active |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |