поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

CS5376A датащи(PDF) 71 Page - Cirrus Logic

номер детали CS5376A
подробное описание детали  LOW POWER MULTI CHANNEL DECIMATION FILTER
PDF  107 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  CIRRUS [Cirrus Logic]
домашняя страница  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS5376A датащи(HTML) 71 Page - Cirrus Logic

Back Button CS5376A Datasheet HTML 67Page - Cirrus Logic CS5376A Datasheet HTML 68Page - Cirrus Logic CS5376A Datasheet HTML 69Page - Cirrus Logic CS5376A Datasheet HTML 70Page - Cirrus Logic CS5376A Datasheet HTML 71Page - Cirrus Logic CS5376A Datasheet HTML 72Page - Cirrus Logic CS5376A Datasheet HTML 73Page - Cirrus Logic CS5376A Datasheet HTML 74Page - Cirrus Logic CS5376A Datasheet HTML 75Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 71 / 107 page
background image
CS5376A
71
20. SERIAL PERIPHERAL INTERFACE 2
The Serial Peripheral Interface 2 (SPI 2) port is a
master mode SPI port designed to interface with se-
rial peripherals. By writing the SPI2 digital filter
registers, multiple serial slave devices can be con-
trolled through the CS5376A.
20.1 Pin Descriptions
CS[4:0] - Pins 32 - 36
Serial chip selects. Multiplexed with GPIO pins.
SCK2 - Pin 31
Serial clock output, common to all channels.
SO - Pin 30
Serial data output, common to all channels.
SI[4:1] - Pins 26 - 29
Serial data inputs.
20.2 SPI 2 Architecture
The SPI 2 pin interface has multiple chip selects
and serial data inputs, but a common serial clock
and serial data output. Which chip select and serial
input to use for a particular slave serial transaction
is selected by bits in the SPI2CTRL digital filter
register.
SPI 2 chip select outputs are multiplexed with
GPIO pins, which cannot perform both functions
simultaneously. When used as a chip select, the
GPIO output must be programmed high to permit
the chip select to operate as an active low signal.
See “General Purpose I/O” on page 69 for informa-
tion about programming the GPIO pins.
The SPI 2 interface transfers data from the SPI 2
registers to a slave serial device and back through a
bi-directional 8-bit shift register. Serial transac-
tions are automatic once control, command, and
data values are written into the SPI 2 digital filter
registers.
20.3 SPI 2 Registers
SPI 2 transactions are initiated by first writing
command, address, and data values to the
SPI2CMD and SPI2DAT digital filter registers,
and then writing the SPI2CTRL register to set the
D2SREQ bit. The D2SREQ bit initiates a serial
Figure 39. Serial Peripheral Interface 2 (SPI 2) Block Diagram
SCK2
SI4
SO
CS1
CS2
CS3
CS4
Pin logic
Select
SI2
SI1
SI3
logic
SPI2EN[4:1] / RCH[1:0]
4:1
CS0
Digital
Filter
CS[4:0]
SCKFS[2:0] / SCKPO / SCKPH



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com