поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

TMS320VC5510 датащи(PDF) 71 Page - Texas Instruments

номер детали TMS320VC5510
подробное описание детали  Digital Signal Processor
PDF  86 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI - Texas Instruments

TMS320VC5510 датащи(HTML) 71 Page - Texas Instruments

Back Button TMS320VC5510 Datasheet HTML 67Page - Texas Instruments TMS320VC5510 Datasheet HTML 68Page - Texas Instruments TMS320VC5510 Datasheet HTML 69Page - Texas Instruments TMS320VC5510 Datasheet HTML 70Page - Texas Instruments TMS320VC5510 Datasheet HTML 71Page - Texas Instruments TMS320VC5510 Datasheet HTML 72Page - Texas Instruments TMS320VC5510 Datasheet HTML 73Page - Texas Instruments TMS320VC5510 Datasheet HTML 74Page - Texas Instruments TMS320VC5510 Datasheet HTML 75Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 71 / 86 page
background image
Electrical Specifications
71
June 2000 − Revised July 2004
SPRS076J
5.15 Multichannel Buffered Serial Port (McBSP) Timings
5.15.1
McBSP Transmit and Receive Timings
Table 5−23 and Table 5−24 assume testing over recommended operating conditions (see Figure 5−21 and
Figure 5−22).
Table 5−23. McBSP Timing Requirements†‡
NO.
VC5510-160
VC5510-200
UNIT
NO.
MIN
MAX
UNIT
M11
tc(CKRX)
Cycle time, CLKR/X
CLKR/X ext
2P
ns
M12
tw(CKRX)
Pulse duration, CLKR/X high or CLKR/X low
CLKR/X ext
P−1
ns
M13
tr(CKRX)
Rise time, CLKR/X
CLKR/X ext
5
ns
M14
tf(CKRX)
Fall time, CLKR/X
CLKR/X ext
5
ns
M15
tsu(FRH-CKRL)
Setup time, external FSR high before CLKR low
CLKR int
5
ns
M15
tsu(FRH-CKRL)
Setup time, external FSR high before CLKR low
CLKR ext
1
ns
M16
th(CKRL-FRH)
Hold time, external FSR high after CLKR low
CLKR int
0
ns
M16
th(CKRL-FRH)
Hold time, external FSR high after CLKR low
CLKR ext
2
ns
M17
tsu(DRV-CKRL)
Setup time, DR valid before CLKR low
CLKR int
4
ns
M17
tsu(DRV-CKRL)
Setup time, DR valid before CLKR low
CLKR ext
1
ns
M18
th(CKRL-DRV)
Hold time, DR valid after CLKR low
CLKR int
0
ns
M18
th(CKRL-DRV)
Hold time, DR valid after CLKR low
CLKR ext
2
ns
M19
tsu(FXH-CKXL)
Setup time, external FSX high before CLKX low
CLKX int
5
ns
M19
tsu(FXH-CKXL)
Setup time, external FSX high before CLKX low
CLKX ext
1
ns
M20
th(CKXL-FXH)
Hold time, external FSX high after CLKX low
CLKX int
0
ns
M20
th(CKXL-FXH)
Hold time, external FSX high after CLKX low
CLKX ext
2
ns
Polarity bits CLKRP = CLKXP = FSRP = FSXP = 0. If the polarity of any of the signals is inverted, then the timing references of that signal are
also inverted.
P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com