поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

DP83256 датащи(PDF) 86 Page - Texas Instruments

номер детали DP83256
подробное описание детали  PLAYER(TM) Device (FDDI Physical Layer Controller)
PDF  146 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI1 [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI1 - Texas Instruments

DP83256 датащи(HTML) 86 Page - Texas Instruments

Back Button DP83256 Datasheet HTML 82Page - Texas Instruments DP83256 Datasheet HTML 83Page - Texas Instruments DP83256 Datasheet HTML 84Page - Texas Instruments DP83256 Datasheet HTML 85Page - Texas Instruments DP83256 Datasheet HTML 86Page - Texas Instruments DP83256 Datasheet HTML 87Page - Texas Instruments DP83256 Datasheet HTML 88Page - Texas Instruments DP83256 Datasheet HTML 89Page - Texas Instruments DP83256 Datasheet HTML 90Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 86 / 146 page
background image
50 Registers (Continued)
541 CLOCK GENERATION MODULE REGISTER (CGMREG)
This register is used to enable or disable the 125 MHz ECL Transmit clock outputs These outputs are not required for use in a
standard FDDI board implementation and are disabled by default to reduce high frequency noise
These TXC outputs are included for support of alternate FDDI PMDs such as unshielded twisted pair copper cable
DO NOT WRITE TO RESERVED REGISTER BITS Writes to reserved register bits could prevent proper device operation
Therefore read the register first and then write it back with the non-reserved bits set to the desired value
ACCESS RULES
ADDRESS
READ
WRITE
3Bh
Always
Always
D7
D6
D5
D4
D3
D2
D1
D0
RES
RES
FLTREN
RES
TXCE
RES
RES
RES
Bit
Symbol
Description
D0-D2
RES
RESERVED BITS
DO NOT CHANGE THE VALUE OF THESE BITS Changes to reserved register bits could
prevent proper device operation
D3
TXCE
TRANSMIT CLOCK ENABLE
When bit is set to 1 125 MHz ECL TXC outputs are enabled When this bit is
reset to 0 TXC outputs are disabled TXC outputs are disabled on reset
Note
TXC clocks are only available on the 160-pin DP83257 PLAYERa device
D4
RES
RESERVED BITS
DO NOT CHANGE THE VALUE OF THESE BITS Changes to reserved register bits could
prevent proper device operation
D5
FLTREN
FILTER ENABLE
When bit is set to 1 the internal loop filter node is connected to the LPFLTR pin for
diagnostic viewing This bit is reset to 0 by default which disconnects the filter node from the LPFLTR pin
Note
In normal operation this bit should be disabled (e0)
D6-D7
RES
RESERVED BITS
DO NOT CHANGE THE VALUE OF THESE BITS Changes to reserved register bits could
prevent proper device operation
85



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com