поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

DP83256 датащи(PDF) 48 Page - Texas Instruments

номер детали DP83256
подробное описание детали  PLAYER(TM) Device (FDDI Physical Layer Controller)
PDF  146 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI1 [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI1 - Texas Instruments

DP83256 датащи(HTML) 48 Page - Texas Instruments

Back Button DP83256 Datasheet HTML 44Page - Texas Instruments DP83256 Datasheet HTML 45Page - Texas Instruments DP83256 Datasheet HTML 46Page - Texas Instruments DP83256 Datasheet HTML 47Page - Texas Instruments DP83256 Datasheet HTML 48Page - Texas Instruments DP83256 Datasheet HTML 49Page - Texas Instruments DP83256 Datasheet HTML 50Page - Texas Instruments DP83256 Datasheet HTML 51Page - Texas Instruments DP83256 Datasheet HTML 52Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 48 / 146 page
background image
50 Registers (Continued)
54 INTERRUPT CONDITION MASK REGISTER (ICMR)
The Interrupt Condition Mask Register allows the user to dynamically select which events will generate an interrupt
The Interrupt pin will be asserted (ie EINT e GND) when one or more bits within the Interrupt Condition Register (ICR) are set
to 1 and the corresponding mask bits in this register are also set to 1
This register is cleared (ie set to 0) and all interrupts are initially masked during the reset process
ACCESS RULES
ADDRESS
READ
WRITE
03h
Always
Always
D7
D6
D5
D4
D3
D2
D1
D0
UDIM
RCBM
RCAM
LEMTM
CWIM
CCRM
CPEM
DPEM
Bit
Symbol
Description
D0
DPEM
PHY
REQUEST
DATA PARITY ERROR MASK
The mask bit for the PHY
Request Data Parity Error bit
(DPE) of the Interrupt Condition Register (ICR)
D1
CPEM
Control Bus DATA PARITY ERROR MASK
The mask bit for the Control Bus Data Parity Error bit (CPE) of the
Interrupt Condition Register (ICR)
D2
CCRM
Control Bus WRITE COMMAND REJECT MASK
The mask bit for the Control Bus Write Command Reject bit
(CCR) of the Interrupt Condition Register (ICR)
D3
CWIM
CONDITIONAL WRITE INHIBIT MASK
The mask bit for the Conditional Write Inhibit bit (CWI) of the Interrupt
Condition Register (ICR)
D4
LEMTM
LINK ERROR MONITOR THRESHOLD MASK
The mask bit for the Link Error Monitor Threshold bit (LEMT) of
the Interrupt Condition Register (ICR)
D5
RCAM
RECEIVE CONDITION A MASK
The mask bit for the Receive Condition A bit (RCA) of the Interrupt Condition
Register (ICR)
D6
RCBM
RECEIVE CONDITION B MASK
The mask bit for the Receive Condition B bit (RCB) of the Interrupt Condition
Register (ICR)
D7
UDIM
USER DEFINABLE INTERRUPT MASK
The mask bit for the User Definable Interrupt bit (UDI) of the Interrupt
Condition Register (ICR)
47



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com