поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Z80 датащи(PDF) 51 Page - Zilog, Inc.

номер детали Z80
подробное описание детали  Z80 CPU PERIPHERALS
PDF  330 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  ZILOG [Zilog, Inc.]
домашняя страница  http://www.zilog.com
Logo ZILOG - Zilog, Inc.

Z80 датащи(HTML) 51 Page - Zilog, Inc.

Back Button Z80 Datasheet HTML 47Page - Zilog, Inc. Z80 Datasheet HTML 48Page - Zilog, Inc. Z80 Datasheet HTML 49Page - Zilog, Inc. Z80 Datasheet HTML 50Page - Zilog, Inc. Z80 Datasheet HTML 51Page - Zilog, Inc. Z80 Datasheet HTML 52Page - Zilog, Inc. Z80 Datasheet HTML 53Page - Zilog, Inc. Z80 Datasheet HTML 54Page - Zilog, Inc. Z80 Datasheet HTML 55Page - Zilog, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 51 / 330 page
background image
< %27 2GTKRJGTCNU
7UGT /CPWCN
UM008101-0601
Direct Memory Access

Direct Memory Access
DMA OVERVIEW
Direct Memory Access (DMA) and DMA Controllers are dedicated to
controlling high-speed block transfers of data independently of the CPU.
DMA data transfers are usually between memory and I/O, or vice versa.
A DMA controller (DMAC) also performs some transfers that have tradi-
tionally been done by the CPU. For example, the Z80 DMA can perform
memory-to-memory, memory-to-I/O, and I/O-to-memory transfers, as
well as search for particular patterns of bits in a byte either simulta-
neously with or independently of transfers.
The advantages of DMA transfers are:
• Transfers bypass the CPU
• Transfers are fast
CPU Data Transfers
In systems without DMA, data transfers must pass through the CPU and be
implemented in software. Data transfers through the CPU include
executing an instruction sequence for input and output, and tracking each
byte of data in the block to be transferred.
Figure 15 illustrates the minimum sequence of instructions that must be
fetched from memory and executed by conventional CPUs to transfer a
block of data one byte at a time. Most CPUs require many more instructions.
CPU transfers are relatively slow and tie up the CPU. In addition response
time (startup time for the first byte) is also usually slow because the I/O
device typically uses interrupts to signal its readiness, and the CPU interrupt
service routine causes a significant time lag in transferring the first byte.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com