поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MEC1322 датащи(PDF) 169 Page - Microchip Technology

номер детали MEC1322
подробное описание детали  Keyboard and Embedded Controller for Notebook PC
PDF  456 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MICROCHIP [Microchip Technology]
домашняя страница  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MEC1322 датащи(HTML) 169 Page - Microchip Technology

Back Button MEC1322 Datasheet HTML 165Page - Microchip Technology MEC1322 Datasheet HTML 166Page - Microchip Technology MEC1322 Datasheet HTML 167Page - Microchip Technology MEC1322 Datasheet HTML 168Page - Microchip Technology MEC1322 Datasheet HTML 169Page - Microchip Technology MEC1322 Datasheet HTML 170Page - Microchip Technology MEC1322 Datasheet HTML 171Page - Microchip Technology MEC1322 Datasheet HTML 172Page - Microchip Technology MEC1322 Datasheet HTML 173Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 169 / 456 page
background image
 2014 - 2015 Microchip Technology Inc.
DS00001719D-page 169
MEC1322
12.12.3
SMI INTERRUPT SOURCE REGISTER
12.12.4
SMI INTERRUPT MASK REGISTER
Offset
8h
MBX_
INDEX
96h
Bits
Description
Type
Default
Reset
Event
7:1 EC_SWI
EC Software Interrupt. An SIRQ to the Host is generated when any
bit in this register when this bit is set to ‘1b’ and the corresponding bit
in the SMI Interrupt Mask Register register is ‘1b’.
This field is Read/Write when accessed by the EC at the EC offset.
When written through the Host Access Port, each bit in this field is
cleared when written with a ‘1b’. Writes of ‘0b’ have no effect.
Host
Access
Port:
R/WC
EC:
R/W
0h
VCC1_R
ESET
0EC_WR
EC Mailbox Write. This bit is set automatically when the EC-to-Host
Mailbox Register has been written. An SMI or SIRQ to the Host is
generated when n this bit is ‘1b’ and the corresponding bit in the SMI
Interrupt Mask Register register is ‘1b’.
This bit is automatically cleared by a read of the EC-to-Host Mailbox
Register through the Host Access Port.
This bit is read-only when read through the Host Access Port. It is
neither readable nor writable directly by the EC when accessed at
the EC offset.
Host
Access
Port:
R
EC:
-
0h
VCC1_R
ESET
Offset
Ch
MBX_
INDEX
97h
Bits
Description
Type
Default
Reset
Event
7:1 EC_SWI_EN
EC Software Interrupt Enable. If this bit is ‘1b’, the bit EC_WR in the
SMI Interrupt Source Register is enabled for the generation of SIRQ
or nSMI events.
Host
Access
Port:
R/W
EC:
R/W
0h
VCC1_R
ESET
0EC_WR_EN
EC Mailbox Write.Interrupt Enable. Each bit in this field that is ‘1b’
enables the generation of SIRQ interrupts when the corresponding
bit in the EC_SWI field in the SMI Interrupt Source Register is ‘1b’.
Host
Access
Port:
R/W
EC:
R/W
0h
VCC1_R
ESET



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com