поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ATMEGA16 датащи(PDF) 129 Page - ATMEL Corporation

номер детали ATMEGA16
подробное описание детали  8-bit AVR Microcontroller with 16K Bytes In-System Programmable Flash
PDF  315 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  ATMEL [ATMEL Corporation]
домашняя страница  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

ATMEGA16 датащи(HTML) 129 Page - ATMEL Corporation

Back Button ATMEGA16 Datasheet HTML 125Page - ATMEL Corporation ATMEGA16 Datasheet HTML 126Page - ATMEL Corporation ATMEGA16 Datasheet HTML 127Page - ATMEL Corporation ATMEGA16 Datasheet HTML 128Page - ATMEL Corporation ATMEGA16 Datasheet HTML 129Page - ATMEL Corporation ATMEGA16 Datasheet HTML 130Page - ATMEL Corporation ATMEGA16 Datasheet HTML 131Page - ATMEL Corporation ATMEGA16 Datasheet HTML 132Page - ATMEL Corporation ATMEGA16 Datasheet HTML 133Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 129 / 315 page
background image
129
ATmega16(L)
2466E–AVR–10/02
Serial Peripheral
Interface – SPI
The Serial Peripheral Interface (SPI) allows high-speed synchronous data transfer
between the ATmega16 and peripheral devices or between several AVR devices. The
ATmega16 SPI includes the following features:
Full-duplex, Three-wire Synchronous Data Transfer
Master or Slave Operation
LSB First or MSB First Data Transfer
Seven Programmable Bit Rates
End of Transmission Interrupt Flag
Write Collision Flag Protection
Wake-up from Idle Mode
Double Speed (CK/2) Master SPI Mode
Figure 65. SPI Block Diagram(1)
Note:
1. Refer to Figure 1 on page 2, and Table 25 on page 55 for SPI pin placement.
The interconnection between Master and Slave CPUs with SPI is shown in Figure 66.
The system consists of two Shift Registers, and a Master clock generator. The SPI Mas-
ter initiates the communication cycle when pulling low the Slave Select SS pin of the
desired Slave. Master and Slave prepare the data to be sent in their respective Shift
Registers, and the Master generates the required clock pulses on the SCK line to inter-
change data. Data is always shifted from Master to Slave on the Master Out – Slave In,
MOSI, line, and from Slave to Master on the Master In – Slave Out, MISO, line. After
each data packet, the Master will synchronize the Slave by pulling high the Slave Select,
SS, line.
DIVIDER
/2/4/8/16/32/64/128



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com