ATmega16 datasheet(109/315 Pages) ATMEL

109 / 315 page

109

ATmega16(L)

2466E–AVR–10/02

Input Capture Register 1 –

ICR1H and ICR1L

The Input Capture is updated with the counter (TCNT1) value each time an event occurs

on the ICP1 pin (or optionally on the analog comparator output for Timer/Counter1). The

Input Capture can be used for defining the counter TOP value.

The Input Capture register is 16-bit in size. To ensure that both the high and low bytes

are read simultaneously when the CPU accesses these registers, the access is per-

formed using an 8-bit temporary high byte register (TEMP). This temporary register is

shared by all the other 16-bit registers. See “Accessing 16-bit Registers” on page 86.

Timer/Counter Interrupt Mask

Note:

1. This register contains interrupt control bits for several Timer/Counters, but only

Timer1 bits are described in this section. The remaining bits are described in their

respective timer sections.

• Bit 5 – TICIE1: Timer/Counter1, Input Capture Interrupt Enable

When this bit is written to one, and the I-flag in the Status Register is set (interrupts glo-

bally enabled), the Timer/Counter1 Input Capture Interrupt is enabled. The

corresponding Interrupt Vector (See “Interrupts” on page 42.) is executed when the

ICF1 flag, located in TIFR, is set.

• Bit 4 – OCIE1A: Timer/Counter1, Output Compare A Match Interrupt Enable

When this bit is written to one, and the I-flag in the Status Register is set (interrupts glo-

bally enabled), the Timer/Counter1 Output Compare A match interrupt is enabled. The

corresponding Interrupt Vector (See “Interrupts” on page 42.) is executed when the

OCF1A flag, located in TIFR, is set.

• Bit 3 – OCIE1B: Timer/Counter1, Output Compare B Match Interrupt Enable

When this bit is written to one, and the I-flag in the Status Register is set (interrupts glo-

bally enabled), the Timer/Counter1 Output Compare B match interrupt is enabled. The

corresponding Interrupt Vector (See “Interrupts” on page 42.) is executed when the

OCF1B flag, located in TIFR, is set.

• Bit 2 – TOIE1: Timer/Counter1, Overflow Interrupt Enable

When this bit is written to one, and the I-flag in the Status Register is set (interrupts glo-

bally enabled), the Timer/Counter1 Overflow Interrupt is enabled. The corresponding

Interrupt Vector (See “Interrupts” on page 42.) is executed when the TOV1 flag, located

in TIFR, is set.

Bit

765

432

ICR1[15:8]

ICR1H

ICR1[7:0]

ICR1L

Read/Write

R/W

Initial Value

Bit

765

OCIE2

TOIE2

TICIE1

OCIE1A

OCIE1B

TOIE1

OCIE0

TOIE0

TIMSK

Read/Write

R/W

Initial Value

ATMEGA16 датащи(PDF) 109 Page - ATMEL Corporation

ATMEGA16 датащи(HTML) 109 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL