поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

SM5906AF датащи(PDF) 8 Page - Nippon Precision Circuits Inc

номер детали SM5906AF
подробное описание детали  Shock-proof Memory Controller for Video CD Players
PDF  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NPC [Nippon Precision Circuits Inc]
домашняя страница  http://www.npc.co.jp/en
Logo NPC - Nippon Precision Circuits Inc

SM5906AF датащи(HTML) 8 Page - Nippon Precision Circuits Inc

Back Button SM5906AF Datasheet HTML 4Page - Nippon Precision Circuits Inc SM5906AF Datasheet HTML 5Page - Nippon Precision Circuits Inc SM5906AF Datasheet HTML 6Page - Nippon Precision Circuits Inc SM5906AF Datasheet HTML 7Page - Nippon Precision Circuits Inc SM5906AF Datasheet HTML 8Page - Nippon Precision Circuits Inc SM5906AF Datasheet HTML 9Page - Nippon Precision Circuits Inc SM5906AF Datasheet HTML 10Page - Nippon Precision Circuits Inc SM5906AF Datasheet HTML 11Page - Nippon Precision Circuits Inc SM5906AF Datasheet HTML 12Page - Nippon Precision Circuits Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 30 page
background image
NIPPON PRECISION CIRCUITS-8
SM5906AF
Parameter
Symbol
Rating
Unit
Min
Typ
Max
YMCLK LOW-level pulsewidth
tMCWL
30 + 2
tCY
ns
YMCLK HIGH-level pulsewidth
tMCWH
30 + 2
tCY
ns
YMDATA setup time
tMDS
30 +
tCY
ns
YMDATA hold time
tMDH
30 +
tCY
ns
YMLD LOW-level pulsewidth
tMLWL
30 + 2
tCY
ns
YMLD setup time
tMLS
30 +
tCY
ns
YMLD hold time
tMLH
30 +
tCY
ns
Rise time
tr
100
ns
Fall time
tf
100
ns
ZSENSE output delay
tPZS
100 + 3
tCY
ns
Note.
tCY is the system clock (CLK) input (384fs) cycle time.
tCY = 59 ns, tNRST (min) = 3.8 µs when fs = 44.1 kHz
YMDATA
YMCLK
ZSENSE
YMLD
YMDATA
YMCLK
YMLD
MDS
t
MDH
t
MCWL
t
MLS
t
MCWH
t
MLH
t
MLWL
t
PZS
t
0.5VDD
0.5VDD
0.5VDD
0.5VDD
0.5VDD
0.5VDD
0.3 VDD
0.3 VDD
0.7 VDD
0.7 VDD
f
t
r
t
Reset input (NRESET pin)
Parameter
Symbol
Rating
Unit
Min
Typ
Max
First HIGH-level after supply voltage rising edge
tHNRST
0
tCY (Note)
NRESET pulsewidth
tNRST
64
tCY (Note)
Note.
tCY is the system clock (CLK) input (384fs) cycle time.
tCY = 59 ns, tNRST (min) = 3.8 µs when fs = 44.1 kHz
NRESET
VDD
HNRST
t
tNRST
Microcontroller interface (YMCLK, YMDATA, YMLD, ZSENSE pins)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com