PUSB3FR4

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet

Rev. 1 — 26 January 2015

8 of 15

NXP Semiconductors

PUSB3FR4

ESD protection for ultra high-speed interfaces

Fig 13. Dynamic resistance with positive clamping;

typical values

Fig 14. Dynamic resistance with negative clamping;

typical values

010

8

46

2

aaa-016326

4

6

2

8

10

(A)

0

-8

0

-2

-6

-4

aaa-016327

-4

-6

-2

0

(A)

-8