| поискавой системы для электроныых деталей |
|
RF2483 датащи(PDF) 9 Page - RF Micro Devices |
|
|
|||||||||||||||||||||||||||||
RF2483 датащи(HTML) 9 Page - RF Micro Devices |
|
9 / 34 page ![]() 9 of 34 RF2483 DS110505 7628 Thorndike Road, Greensboro, NC 27409-9421 · For sales or technical support, contact RFMD at (+1) 336-678-5570 or sales-support@rfmd.com. Pin Names and Descriptions Pin Function Description Interface Schematic 1VCC3 Supply for RF output circuits. 2VCC2 Supply for modulator and biasing circuits. 3ISIG P In phase I channel positive baseband input port. Best performance is achieved when the ISIGP and ISIGN are driven differentially. The recom- mended CW differential drive level (VISIGP-VISIGN) is 800mVP-P. This input should be DC-biased at 1.2V±0.05V. The common-mode DC coltage on the ISIGP and ISIGN input signals is used to bias the modulator. In sleep mode an internal FET switch is opened, the input goes high imped- ance and the modulator is de-biased. The input impedance is typically 5.5k at low frequencies and at higher frequencies can be modeled as 50 in series with 12pF to ground. Phase or amplitude errors between the ISIGP and ISIGN signals may result in the even order distortion of the modulation in the output spectrum. DC offsets between the ISIGP and ISIGN signals will result in increased car- rier leakage. Small DC offsets may be deliberately applied between the ISIGP/ISIGN and QSIGP/QSIGN inputs to cancel out LO leakage. The opti- mum corrective DC offsets will change with mode, frequency and gain con- trol. Common-mode noise on the ISIGP and ISGN should be kept low as it may degrade the noise performance of the modulator. Phase offsets may be applied between the I and Q channels to improve the sideband suppression performance. 4ISIG N In phase I channel negative baseband input port. See ISIGP. 5ENABLE Enables power to the device. CMOS input. Logic 1 (1.4V to VCC)=Enabled. Logic 0 (0V to 0.5V)=Powered Down. 6VCC1 Supply for the LO buffers and quadrature network. The sideband suppression is a function of the VCC1 voltage. The inclusion of R3 (39 ) lowers the voltage on VCC1 by around 400mV and results an improvement in sideband suppression but around a 0.2dB increase in noise at 20MHz offset. VCC3 RF Output Amplifier VCC2 Modulator and VGA VCC2 V CC2 12 pF 50 V CC2 12 p F 50 V CC 2 VCC1 LO Quadrature Generator and Buffers GND1 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |