UPD78P324LP datasheet(14/80 Pages) NEC

номер детали	UPD78P324LP

подробное описание детали	16-/8-Bit Single-Chip Microcomputers

PDF	80 Pages

Scroll/Zoom	100%

производитель	NEC [NEC]

домашняя страница	http://www.nec.com/

Logo

14 / 80 page

µPD78P324, 78P324(A)

1.3

PIN I/O CIRCUIT AND UNUSED-PIN PROCESSING

The I/O circuits of the pins are shown in Table 1-1 and Figure 1-1 some of them in a simplified form.

Table 1-1. I/O Circuit Types of Pins and Recommended Connection Methods When Unused

Pin Name

P00/RTP0-P07/RTP7

P20/NMI

P21/INTP0-P26/INTP5

P27/INTP6/TI

P30/TXD

P31/RXD

P32/SO/SB0

P33/SI/SB1

P34/SCK

P40/AD0-P47/AD7

P50/A8-P57/A15

P70/AN0-P77/AN7

P80/TO00-P83/TO03

P84/TO10, P85/TO11

P90/RD

P91/WR

P92/TAS

P93/TMD

WDTO

ASTB

RESET

AVDD

AVREF

AVSS

VPP

I/O Circuit Type

—

Recommended Connection Method When Unused

Input status: Connected to VDD or VSS via a resistor individually.

Output status: No connection required.

Connected to VSS.

Input status: Connected to VDD or VSS via a resistor individually.

Output status: No connection required.

Connected to Vss.

Input status: Connected to VDD or Vss via a resistor individually.

Output status: No connection required.

No connection required.

—

Connected to VDD.

Connected to VSS.

Connected to VDD.

Connected to VSS. (It is also possible to leave this unconnected.)

UPD78P324LP датащи(PDF) 14 Page - NEC

UPD78P324LP датащи(HTML) 14 Page - NEC

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

датащи скачать

ссылки URL