поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

LTC1418AIN датащи(PDF) 24 Page - Linear Technology

номер детали LTC1418AIN
подробное описание детали  Low Power, 14-Bit, 200ksps ADC with Serial and Parallel I/O
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  LINER [Linear Technology]
домашняя страница  http://www.linear.com
Logo LINER - Linear Technology

LTC1418AIN датащи(HTML) 24 Page - Linear Technology

Back Button LTC1418AIN Datasheet HTML 20Page - Linear Technology LTC1418AIN Datasheet HTML 21Page - Linear Technology LTC1418AIN Datasheet HTML 22Page - Linear Technology LTC1418AIN Datasheet HTML 23Page - Linear Technology LTC1418AIN Datasheet HTML 24Page - Linear Technology LTC1418AIN Datasheet HTML 25Page - Linear Technology LTC1418AIN Datasheet HTML 26Page - Linear Technology LTC1418AIN Datasheet HTML 27Page - Linear Technology LTC1418AIN Datasheet HTML 28Page - Linear Technology  
Zoom Inzoom in Zoom Outzoom out
 24 / 28 page
background image
24
LTC1418
APPLICATIONS INFORMATION
clock to EXTCLKIN. The same clock is also applied to SCLK
to provide a data shift clock. To maintain accuracy the
conversion clock frequency must be between 30kHz and
4.5MHz.
It is not recommended to clock data with an external clock
during a conversion that is running on an internal clock
because the asynchronous clocks may create noise.
Serial Data Output After a Conversion
Using Internal Conversion Clock and External Data Clock.
In this mode, data is output after the end of each conver-
sion but before the next conversion is started (Figure 24).
The internal clock is used as the conversion clock and an
external clock is used for the SCLK. This mode is useful in
applications where the processor acts as a master serial
device. This mode is SPI and MICROWIRE compatible. It
LTC1418
BUSY
CONVST
26
24
19
20
25
23
17
CONVST
RD
SCLK
EXT/INT
DOUT
CS
1418 F24a
µP OR DSP
INT
C0
SCK
MISO
12 11 10 987654321
0
FILL
ZEROS
D13
t5
t6
123456789 10 11 12 13 14 15 16
Hi-Z
DATA N
Hi-Z
(SAMPLE N)
DOUT
CS = EXT/INT = 0
CONVST
t13
tCONV
t8
HOLD
SAMPLE
t9
t10
1418 F24b
t11
BUSY
SCLK
RD
D11
D12
CAPTURE ON
RISING CLOCK
D13
t15
t14
tLSCLK
tHSCLK
SCLK
VIL
VOH
VOL
DOUT
CAPTURE ON
FALLING CLOCK
Figure 24. Internal Conversion Clock Selected. Data Transferred After Conversion
Using an External SCLK. BUSY
↑ Indicates End of Conversion



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com