поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

RM0312 датащи(PDF) 194 Page - STMicroelectronics

номер детали RM0312
подробное описание детали  STM8TL5xxx microcontroller family
PDF  275 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

RM0312 датащи(HTML) 194 Page - STMicroelectronics

Back Button RM0312 Datasheet HTML 190Page - STMicroelectronics RM0312 Datasheet HTML 191Page - STMicroelectronics RM0312 Datasheet HTML 192Page - STMicroelectronics RM0312 Datasheet HTML 193Page - STMicroelectronics RM0312 Datasheet HTML 194Page - STMicroelectronics RM0312 Datasheet HTML 195Page - STMicroelectronics RM0312 Datasheet HTML 196Page - STMicroelectronics RM0312 Datasheet HTML 197Page - STMicroelectronics RM0312 Datasheet HTML 198Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 194 / 275 page
background image
Inter-integrated circuit (I2C) interface
RM0312
194/275
DocID022352 Rev 3
19.7.10
Status register 3 (I2C_SR3)
Address offset: 0x09
Reset value: 0x00
Note:
Reading I2C_SR3 after reading I2C_SR1 clears the ADDR flag, even if the ADDR flag was
set after reading I2C_SR1. Consequently, I2C_SR3 must be read only when ADDR is found
set in I2C_SR1 or when the STOPF bit is cleared.
7
654
3210
DUALF
Reserved
GENCALL
Reserved
TRA
BUSY
MSL
rr
r
r
r
Bit 7 DUALF: Dual flag (Slave mode)
0: Received address matched with OAR1
1: Received address matched with OAR2
Cleared by hardware after a Stop condition or repeated Start condition, or when PE=0.
Bits 6:5 Reserved
Bit 4 GENCALL: General call header (Slave mode)
0: No general call
1: General call header received when ENGC=1
Cleared by hardware after a Stop condition or repeated Start condition, or when PE=0.
Bit 3 Reserved
Bit 2 TRA: Transmitter/Receiver
0: Data bytes received
1: Data bytes transmitted
This bit is set depending on R/W bit of address byte, at the end of total address phase.
It is also cleared by hardware after detection of Stop condition (STOPF=1), repeated Start condition,
loss of bus arbitration (ARLO=1), or when PE=0.
Bit 1 BUSY: Bus busy
0: No communication on the bus
1: Communication ongoing on the bus
Set by hardware on detection of SDA or SCL low
cleared by hardware on detection of a Stop condition.
It indicates a communication in progress on the bus. This information is still updated when the
interface is disabled (PE=0).
Bit 0 MSL: Master/Slave
0: Slave mode
1: Master mode
Set by hardware as soon as the interface is in Master mode (SB=1).
Cleared by hardware after detecting a Stop condition on the bus or a loss of arbitration
(ARLO=1), or by hardware when PE=0.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com