PM0214 datasheet(241/245 Pages) STMICROELECTRONICS

241 / 245 page

DocID022708 Rev 4

241/245

PM0214

Core peripherals

244

4.6.5

Floating-point default status control register (FPDSCR)

Address offset: 0x0C

Reset value: 0x0000000

Required privilege: Privileged

The FPDSCR register holds the default values for the floating-point status control data.

4.6.6

Enabling the FPU

The FPU is disabled from reset. You must enable it before you can use any floating-point

instructions.

The example shows an example code sequence for enabling the FPU in both privileged and

user modes. The processor must be in privileged mode to read from and write to the

CPACR.

Example

; CPACR is located at address 0xE000ED88

LDR.W

R0, =0xE000ED88

; Read CPACR

LDR

R1, [R0]

; Set bits 20-23 to enable CP10 and CP11 coprocessors

ORR

R1, R1, #(0xF << 20)

; Write back the modified value to the CPACR

STR

R1, [R0]; wait for store to complete

DSB

;reset pipeline now the FPU is enabled

ISB

4.6.7

Enabling and clearing FPU exception interrupts

The FPU exception flags (IDC, UFC, OFC, DZC and additionally, in STM32F3xxx devices,

the IXC flag) are ORed and connected to the interrupt controller.

3029

Reserved

AHP

RMode

Reserved

Bits 31:27

Reserved, must be kept cleared.

Bit 26

AHP: Default value for FPSCR.AHP

Bit 25

DN: Default value for FPSCR.DN

Bit 24

FZ: Default value for FPSCR.FZ

Bits 23:22

RMode: Default value for FPSCR.RMode

Bits 21:0

Reserved, must be kept cleared.

PM0214 датащи(PDF) 241 Page - STMicroelectronics

PM0214 датащи(HTML) 241 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL