поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

PM0214 датащи(PDF) 156 Page - STMicroelectronics

номер детали PM0214
подробное описание детали  This programming manual provides information
PDF  245 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

PM0214 датащи(HTML) 156 Page - STMicroelectronics

Back Button PM0214 Datasheet HTML 152Page - STMicroelectronics PM0214 Datasheet HTML 153Page - STMicroelectronics PM0214 Datasheet HTML 154Page - STMicroelectronics PM0214 Datasheet HTML 155Page - STMicroelectronics PM0214 Datasheet HTML 156Page - STMicroelectronics PM0214 Datasheet HTML 157Page - STMicroelectronics PM0214 Datasheet HTML 158Page - STMicroelectronics PM0214 Datasheet HTML 159Page - STMicroelectronics PM0214 Datasheet HTML 160Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 156 / 245 page
background image
The STM32 Cortex-M4 instruction set
PM0214
156/245
DocID022708 Rev 4
3.10.10
VLDM
Floating-point Load Multiple
Syntax
VLDM{mode}{cond}{.size} Rn{!}, list
where:
‘mode’ is the addressing mode:
IA: Increment After. The consecutive addresses start at the address specified in Rn.
DB: Decrement Before. The consecutive addresses end just before the address
specified in Rn.
‘cond’ is an optional condition code, see Conditional execution on page 64.
‘Size’ is an optional data size specifier.
‘Rn’ is the base register. The SP can be used
‘!’ is the command to the instruction to write a modified value back to Rn. This is
required if mode == DB, and is optional if mode == IA.
‘list’ is the list of extension registers to be loaded, as a list of consecutively numbered
doubleword or singleword registers, separated by commas and surrounded by
brackets.
Operation
This instruction loads multiple extension registers from consecutive memory locations using
an address from an ARM core register as the base address.
Restrictions
The restrictions are:
If size is present, it must be equal to the size in bits, 32 or 64, of the registers in list.
For the base address, the SP can be used.
In the ARM instruction set, if ! is not specified the PC can be used.
list must contain at least one register. If it contains doubleword registers, it must not
contain more than 16 registers.
If using the Decrement Before addressing mode, the write back flag, !, must be
appended to the base register specification.
Condition flags
These instructions do not change the flags.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com