| поискавой системы для электроныых деталей |
|
PM0214 датащи(PDF) 122 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
PM0214 датащи(HTML) 122 Page - STMicroelectronics |
|
122 / 245 page ![]() The STM32 Cortex-M4 instruction set PM0214 122/245 DocID022708 Rev 4 SMULTB R0, R4, R5 ; Multiplies the top halfword of R4 with the bottom ; halfword of R5, multiplies results and writes to R0 SMULWT R4, R5, R3 ; Multiplies R5 with the top halfword of R3, ; extracts top 32 bits and writes to R4 SMULWB R4, R5, R3 ; Multiplies R5 with the bottom halfword of R3, ; extracts top 32 bits and writes to R4. 3.6.11 UMULL, UMLAL, SMULL, and SMLAL Signed and Unsigned long multiply, with optional Accumulate, using 32-bit operands and producing a 64-bit result. Syntax op{cond} RdLo, RdHi, Rn, Rm where: • op’ is one of: UMULL: Unsigned long multiply. UMLAL: Unsigned long multiply, with accumulate. SMULL: Signed long multiply. SMLAL: Signed long multiply, with accumulate. • ‘cond’ is an optional condition code (see Conditional execution on page 64) • ‘RdHi, RdLo’ are the destination registers. For UMLAL and SMLAL they also hold the accumulating value. • ‘Rn’, ‘Rm’ are registers holding the operands Operation The UMULL instruction interprets the values from Rn and Rm as unsigned integers. It multiplies these integers and places the least significant 32 bits of the result in RdLo, and the most significant 32 bits of the result in RdHi. The UMLAL instruction interprets the values from Rn and Rm as unsigned integers. It multiplies these integers, adds the 64-bit result to the 64-bit unsigned integer contained in RdHi and RdLo, and writes the result back to RdHi and RdLo. The SMULL instruction interprets the values from Rn and Rm as two’s complement signed integers. It multiplies these integers and places the least significant 32 bits of the result in RdLo, and the most significant 32 bits of the result in RdHi. The SMLAL instruction interprets the values from Rn and Rm as two’s complement signed integers. It multiplies these integers, adds the 64-bit result to the 64-bit signed integer contained in RdHi and RdLo, and writes the result back to RdHi and RdLo. Restrictions In these instructions: • Do not use SP or PC • RdHi and RdLo must be different registers. Condition flags These instructions do not affect the condition code flags. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |