PM0044 datasheet(19/162 Pages) STMICROELECTRONICS

19 / 162 page

PM0044

STM8 memory interface

Doc ID 13590 Rev 3

19/162

4.3

Memory interface architecture

The STM8 uses a Harvard architecture, with separate program and data memory buses.

However, the logical address space is unified, all memories sharing the same 16-Mbytes

space, non-overlapped. The memory interfaces are shown in Figure 4. It consists of two

buses: address, data, read/write control signal (R/W) and memory acknowledge signal

(STALL).

The STALL acknowledge signal makes the CPU compatible with slow serial or parallel

memory interfaces. When the memory interface is slow the CPU waits the memory

acknowledge before executing the instruction. So in such a case, the instruction CPU cycle

time is prolonged compare to the value given in this manual.

The program memory bus is 32-bit wide, allowing the fetch of most of the instructions in one

cycle.

As the address space is unified, the architecture allows data to be stored also in the Flash

memory and program to be fetched also from RAM (data bus). In this later case the

performance is impacted, besides the fact that data and fetch operation share the same bus,

the instructions will be fetched one byte at a time, thus taking longer (1 cycle /byte).

Figure 4.

Memory Interface Architecture

PCE PCH

PCL

PROGRAM COUNTER

Data@E

Data@E0:H:L

0x00

"LDF" INSTRUCTION

@DATABUS

RAM FETCH INSTRUCTION

CPU

Memory Interface (RAM)

STALL

A15..0

D7..0

R/W

Memory Interface (Flash)

STALL

A23..0

D31..0

@DATABUS

PM0044 датащи(PDF) 19 Page - STMicroelectronics

PM0044 датащи(HTML) 19 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL