UPD64AMC datasheet(24/64 Pages) NEC

24 / 64 page

µPD64A, 65

Data Sheet U14380EJ2V0DS00

Table 5-3. Standby Mode Setup (HALT #b3b2b1b0B) and Release Conditions

Operand Value of

HALT Instruction

Setting Mode

Precondition for Setup

Release Condition

0000

STOP

All KI/O pins are high-level output.

High level is input to at least one

of KI pins.

STOP

All KI/O pins are high-level output.

High level is input to at least one

of KI pins.

STOPNote 1

The KI/O0 pin is high-level output.

High level is input to at least one

of KI pins.

Any of the

STOP

[The following condition is added in addition to the above.]

combinations of

—

High level is input to at least one

b2b1b0 above

of S0, S1 and S2 pinsNote 2.

0/1

HALT

—

When the timer’s down counter is 0

Notes 1. When setting HALT #

×110B, configure a key matrix by using the KI/O0 pin and the KI pin so that an

internal reset takes effect at the time of program hang-up.

2. At least one of the S0, S1 and S2 pins (the pin used for releasing the standby) must be specified as

follows:

S0, S1 pins : INPUT mode (specified by bits 0 and 2 of the P4 register)

S2 pin

: Use of STOP mode release enabled (specified by bit 3 of the P4 register)

Cautions 1. The internal reset takes effect when the HALT instruction is executed with an operand value

other than that above or when the precondition has not been satisfied when executing the

HALT instruction.

2. If STOP mode is set when the timer’s down counter is not 0 (timer operating), the system

is placed in STOP mode only after all the 10 bits of the timer’s down counter and the timer

output permit flag are cleared to 0.

3. Write the NOP instruction as the first instruction after STOP mode is released.

UPD64AMC датащи(PDF) 24 Page - NEC

UPD64AMC датащи(HTML) 24 Page - NEC

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

датащи скачать

ссылки URL