AD9501 datasheet(4/12 Pages) AD

4 / 12 page

REV. B

AD9501

–4–

PIN FUNCTION DESCRIPTIONS

Pin No.

Mnemonic

Function

1, 11

+VS

Positive Voltage Supply; Nominally 5 V.

LATCH

TTL/CMOS Register Control Line. Logic HIGH latches input data D0–D7. Register is transparent

for logic LOW.

TRIGGER

TTL/CMOS-Compatible Input. Rising edge triggers the internal ramp generator and begins

the delay cycle.

RESET

TTL/CMOS-Compatible Input. Logic HIGH resets the ramp voltage and OUTPUT.

DAC OUTPUT

Output Voltage of the Internal Digital-to-Analog Converter.

6CEXT

Optional External Capacitor Connected to +VS. Used with RSET and 8.5 pF internal capacitor

to determine full-scale delay range (tDFS).

7RSET

External Resistor to Ground. Used to determine full-scale delay range (tDFS).

OFFSET ADJUST

Normally Connected to GROUND. Can be used to adjust minimum propagation delay (tPD);

see Theory of Operation section.

9, 20

GROUND

Circuit Ground Return.

OUTPUT

TTL-Compatible Delayed Output Pulse.

12–19

D0–D7

TTL/CMOS-Compatible Inputs. Used to set the programmed delay of the AD9501 delayed

output. D0 is the LSB and D7 is the MSB.

Figure 1. Equivalent Circuits

D0–D7

LATCH

TRIGGER

RESET

+VS

OUTPUT

+VS

CEXT

RSET

INTERNAL

DAC

OUTPUT

OFFSET

ADJUST

+VS

128

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily

accumulate on the human body and test equipment and can discharge without detection. Although

the AD9501 features proprietary ESD protection circuitry, permanent damage may occur on

devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are

recommended to avoid performance degradation or loss of functionality.

WARNING!

ESD SENSITIVE DEVICE

OBSOLETE

AD9501 датащи(PDF) 4 Page - Analog Devices

AD9501 датащи(HTML) 4 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12

датащи скачать

ссылки URL