ICS1892Y datasheet(91/148 Pages) ICST

91 / 148 page

Chapter 8

Management Register Set

ICS1892, Rev. D, 2/26/01

February 26, 2001

ICS1892

8.12.3

Auto-Negotiation Progress Monitor (bits 17.13:11)

The Auto-Negotiation Progress Monitor consists of the Auto-Negotiation Complete bit (bit 17.4) and the

three Auto-Negotiation Monitor bits (bits 17.13:11). The Auto-Negotiation Progress Monitor continually

examines the state of the Auto-Negotiation Process State Machine and reports the status of

Auto-Negotiation using the three Auto-Negotiation Monitor bits. Therefore, the value of these three bits

provides the status of the Auto-Negotiation Process.

These three bits are initialized to logic zero in one of the following ways:

• A reset (see Section 5.1, “Reset Operations”)

• Disabling Auto-Negotiation [see Section 8.2.4, “Auto-Negotiation Enable (bit 0.12)”]

• Restarting Auto-Negotiation [see Section 8.2.7, “Restart Auto-Negotiation (bit 0.9)”]

If Auto-Negotiation is enabled, these bits continually latch the highest state that the Auto-Negotiation State

Machine achieves. That is, they are updated only if the binary value of the next state is greater than the

binary value of the present state as outlined in Table 8-19.

Note:

An MDIO read of these bits provides a history of the greatest progress achieved by the

auto-negotiation process. In addition, the MDIO read latches the present state of the

Auto-Negotiation State Machine for a subsequent read.

8.12.4

100Base Receive Signal Lost (bit 17.10)

The 100Base Receive Signal Lost bit indicates to an STA whether the ICS1892 has lost its 100Base

Receive Signal. If this bit is set to a logic:

• Zero, it indicates the Receive Signal has remained valid since the last read of this register.

• One, it indicates the Receive Signal was lost after the last read of this register.

This bit is a latching high bit. (For more information on latching high and latching low bits, see Section

8.1.4.1, “Latching High Bits” and Section 8.1.4.2, “Latching Low Bits”.)

Note:

This bit has no definition in 10Base-T mode.

Table 8-19.

Auto-Negotiation State Machine (Progress Monitor)

Auto-Negotiation State Machine

Auto-Negotiation Progress Monitor

Auto-

Negotiation

Complete Bit

(Bit 17.4)

Auto-

Negotiation

Monitor Bit 2

(Bit 17.13)

Auto-

Negotiation

Monitor Bit 1

(Bit 17.12)

Auto-

Negotiation

Monitor Bit 0

(Bit 17.11)

Idle

0000

Parallel Detected

0001

Parallel Detection Failure

0010

Ability Matched

0011

Acknowledge Match Failure

0100

Acknowledge Matched

0101

Consistency Match Failure

0110

Consistency Matched

0111

Auto-Negotiation Completed

Successfully

1000

ICS1892Y датащи(PDF) 91 Page - Integrated Circuit Systems

ICS1892Y датащи(HTML) 91 Page - Integrated Circuit Systems

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL