ICS1892Y datasheet(67/148 Pages) ICST

67 / 148 page

Chapter 8

Management Register Set

ICS1892, Rev. D, 2/26/01

February 26, 2001

ICS1892

8.3.2

100Base-TX Full Duplex (bit 1.14)

The STA reads this bit to learn if the ICS1892 can support 100Base-TX, Full Duplex operations. The

ISO/IEC specification requires that the ICS1892 must set bit 1.14 to logic:

• Zero if it cannot support 100Base-TX, full-duplex operations.

• One if it can support 100Base-TX, full-duplex operations. (For the ICS1892, the default value of bit 1.14

is logic one. Therefore, when an STA reads the Status Register, the STA is informed that the ICS1892

supports 100Base-TX, full-duplex operations.)

This bit 1.14 is a Command Override Write bit, which allows an STA to alter the default value of this bit.

[See the description of bit 16.15, the Command Override Write Enable bit, in Section 8.11, “Register 16:

Extended Control Register”.]

8.3.3

100Base-TX Half Duplex (bit 1.13)

The STA reads this bit to learn if the ICS1892 can support 100Base-TX, half-duplex operations. The

ISO/IEC specification requires that the ICS1892 must set bit 1.13 to logic:

• Zero if it cannot support 100Base-TX, half-duplex operations.

• One if it can support 100Base-TX, half-duplex operations. (For the ICS1892, the default value of bit 1.13

is logic one. Therefore, when an STA reads the Status Register, the STA is informed that the ICS1892

supports 100Base-TX, half-duplex operations.)

This bit 1.13 is a Command Override Write bit, which allows an STA to alter the default value of this bit.

[See the description of bit 16.15, the Command Override Write Enable bit, in Section 8.11, “Register 16:

Extended Control Register”.]

8.3.4

10Base-T Full Duplex (bit 1.12)

The STA reads this bit to learn if the ICS1892 can support 10Base-T, full-duplex operations. The ISO/IEC

specification requires that the ICS1892 must set bit 1.12 to logic:

• Zero if it cannot support 10Base-T, full-duplex operations.

• One if it can support 10Base-T, full-duplex operations. (For the ICS1892, the default value of bit 1.12 is

logic one. Therefore, when an STA reads the Status Register, the STA is informed that the ICS1892

supports 10Base-T, full-duplex operations.)

This bit 1.12 is a Command Override Write bit, which allows an STA to alter the default value of this bit.

[See the description of bit 16.15, the Command Override Write Enable bit, in Section 8.11, “Register 16:

Extended Control Register”.]

8.3.5

10Base-T Half Duplex (bit 1.11)

The STA reads this bit to learn if the ICS1892 can support 10Base-T, half-duplex operations. The ISO/IEC

specification requires that the ICS1892 must set bit 1.11 to logic:

• Zero if it cannot support 10Base-T, half-duplex operations.

• One if it can support 10Base-T, half-duplex operations. (For the ICS1892, the default value of bit 1.11 is

logic one. Therefore, when an STA reads the Status Register, the STA is informed that the ICS1892

supports 10Base-T, half-duplex operations.)

Bit 1.11 of the ICS1892 Status Register is a Command Override Write bit., which allows an STA to alter the

default value of this bit. [See the description of bit 16.15, the Command Override Write Enable bit, in

Section 8.11, “Register 16: Extended Control Register”.]

ICS1892Y датащи(PDF) 67 Page - Integrated Circuit Systems

ICS1892Y датащи(HTML) 67 Page - Integrated Circuit Systems

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL