ICS1892Y datasheet(34/148 Pages) ICST

34 / 148 page

ICS1892, Rev. D, 2/26/01

February 26, 2001

Chapter 7

Functional Blocks

ICS1892 Data Sheet

7.1

Functional Block: Media Independent Interface

All ICS1892 MII interface signals are fully compliant with the ISO/IEC 8802-3 standard. In addition, the

ICS1892 MIIs can support two data transfer rates: 25 MHz (for 100Base-TX operations) and 2.5 MHz (for

10Base-T operations).

The Media Independent Interface (MII) consists of two primary components:

An interface between a MAC (Media Access Control sublayer) and the PHY (that is, the ICS1892). This

MAC-PHY part of the MII consists of three subcomponents:

a. A synchronous Transmit interface that includes the following signals:

(1) A data nibble, TXD[3:0]

(2) An error indicator, TXER

(3) A delimiter, TXEN

(4) A clock, TXCLK

b. A synchronous Receive interface that includes the followings signals:

(1) A data nibble, RXD[3:0]

(2) An error indicator, RXER

(3) A delimiter, RXDV

(4) A clock, RXCLK

c. A Media Status or Control interface that consists of a Carrier Sense signal (CRS) and a Collision

Detection signal (COL).

An interface between the PHY (the ICS1892) and an STA (Station Management entity). The STA-PHY

part of the MII is a two-wire, Serial Management Interface that consists of the following:

a. A clock (MDC)

b. A synchronous, bi-directional data signal (MDIO) that provides an STA with access to the ICS1892

Management Register set

The ICS1892 Management Register set (discussed in Chapter 8, “Management Register Set”) consists of

the following:

• Basic Management registers.

As defined in the ISO/IEC 8802-3 standard, these registers include the following:

– Control Register (register 0), which handles basic device configuration

– Status Register (register 1), which reports basic device capabilities and status

• Extended Management registers.

As defined in the ISO/IEC 8802-3 standard, the ICS1892 supports Extended registers that provide

access to the Organizationally Unique Identifier and all auto-negotiation functionality.

• ICS (Vendor-Specific) Management registers.

The ICS1892 provides vendor-specific registers for enhanced PHY operations. Among these is the

QuickPoll Detailed Status Register that provides a comprehensive and consolidated set of real-time PHY

information. Reading the QuickPoll register enables the MAC to obtain comprehensive status data with

a single register access.

ICS1892Y датащи(PDF) 34 Page - Integrated Circuit Systems

ICS1892Y датащи(HTML) 34 Page - Integrated Circuit Systems

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL