поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

CS5126 датащи(PDF) 17 Page - Cirrus Logic

номер детали CS5126
подробное описание детали  16-Bit Stereo A/D Converter for Digital Audio
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  CIRRUS [Cirrus Logic]
домашняя страница  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS5126 датащи(HTML) 17 Page - Cirrus Logic

Back Button CS5126 Datasheet HTML 13Page - Cirrus Logic CS5126 Datasheet HTML 14Page - Cirrus Logic CS5126 Datasheet HTML 15Page - Cirrus Logic CS5126 Datasheet HTML 16Page - Cirrus Logic CS5126 Datasheet HTML 17Page - Cirrus Logic CS5126 Datasheet HTML 18Page - Cirrus Logic CS5126 Datasheet HTML 19Page - Cirrus Logic CS5126 Datasheet HTML 20Page - Cirrus Logic CS5126 Datasheet HTML 21Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 32 page
background image
Power Supply Connections
VD+ - Positive Digital Power, PIN 7.
Positive digital power supply. Nominally +5 volts.
VD- - Negative Digital Power, PIN 1.
Negative digital power supply. Nominally -5 volts.
DGND - Digital Ground, PIN 6.
Digital ground reference.
VA+ - Positive Analog Power, PIN 25.
Positive analog power supply. Nominally +5 volts.
VA- - Negative Analog Power, PIN 23.
Negative analog power supply. Nominally -5 volts.
AGND - Analog Ground, PIN 22.
Analog ground reference.
Oscillator
CLKIN - Clock Input, PIN 3.
All conversions and calibrations are timed from a master clock which must be externally
supplied.
Digital Inputs
HOLD - Hold, PIN 12.
A falling transition on this pin sets the CS5126 to the hold state and initiates a conversion. This
input must remain low at least one master clock cycle plus 50ns.
L/R - Left/Right Input Channel Select, PIN 13.
Status at the end of a conversion cycle determines which analog input channel will be acquired
for the next conversion cycle.
SLEEP - Sleep, PIN 28.
When brought low causes the CS5126 to enter a low-power quiescent state. All calibration
coefficients are retained in memory, so no recalibration is needed after returning to the normal
operating mode.
CODE - 2’s Complement/Binary Coding Select, PIN 16.
Determines whether data appears in 2’s complement or offset-binary format. If high, 2’s
complement; if low, offset-binary.
SCLK - Serial Clock, PIN 14.
Serial data changes status on a falling edge of this input, and is valid on a rising edge.
CS5126
DS32F1
17



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com