| поискавой системы для электроныых деталей |
|
CS4298 датащи(PDF) 35 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CS4298 датащи(HTML) 35 Page - Cirrus Logic |
|
35 / 52 page ![]() CS4298 DS315PP2 35 6.1.35 AC Mode Control (Index 5Eh) DDM DAC Direct Mode. This bit controls the source to the line and alternate line output drivers. When set, the Left and Right DAC directly drive the line and alternate line outputs by bypassing the audio mixer. When clear, the audio mixer is the source for the line and alternate line outputs. EAM Extended Audio Mode. When set the output of MDAC2 and MDAC1 are mapped to the ALT_LINE OUT- PUT. The MDAC volumes are set by the Alternate Line Volume (Index 04h) register when in this mode. EDM Extended Docking Mode. When set the output of the analog input mixer is routed to the MADC1 and MADC2 inputs. This allows any analog input mix to be digitized and routed to a second AC ‘97 codec or allows the host controller to add effects processing to analog sources. MD[1:0] Mode. Sets basic operating mode for the codec. This effects the mapping of the ADCs and DACs to AC- LINK Slot locations. See the Mode of Operation subsection for additional detail. Table XXX below details the Slot mapping. Default 0000h 6.1.36 S/PDIF Control (Index 68h) SPEN S/PDIF Enable. When set, Slot 6 and Slot 9 are mapped to the SPDIF_OUT pin. When in Mode 3 and SPEN set, data is not passed to Modem DAC1 and Modem DAC2. V Validity Bit. When set, this bit notifies the S/PDIF receiver that the subframe data is not suitable for con- version. L Generation Level. CC[6:0] Category Code. Pre Premphasis. If set, filter premphasis is 50/15 µs. If clear, premphasis is none. Copy Copyright. When clear, copyright is asserted. If clear, copyright is not asserted. #Audio #Audio valid. When clear, the data routed to the S/PDIF transmitter contains valid PCM data. For trans- mitting all other compressed data formats, the #Audio bit must be set. Default 0000h. D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 EDM EAM DDM MD1 MD0 Mode Definition Audio DAC1 Audio DAC2 Audio ADC1 Audio ADC2 Modem DAC1 Modem DAC2 Modem ADC1 Modem ADC2 GPIO 0 Basic Left Right Left Right Line 1 Handset Line 1 Handset 3434 5 11 5 11 12 1 2 Line Left Right Left Right Line 1 Line 2 Line 1 Line 2 3434 5 10 5 10 12 2 Speakerphone Left Right Left Right Line 1 Handset Line 1 Mic 3434 5 11 5 6 12 3 Extended 4 Channel Surrnd Left Surrnd Right Left Right Center LFE Line 1 Handset 7834 6 9 5 11 12 Table 9. Slot Assignments D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 SPEN V 0 0 L CC6 CC5 CC4 CC3 CC2 CC1 CC0 Pre Copy #Audio 0 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |