поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AD9524/PCBZ датащи(PDF) 47 Page - Analog Devices

номер детали AD9524/PCBZ
подробное описание детали  Jitter Cleaner and Clock Generator with 6 Differential or 13 LVCMOS Outputs
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

AD9524/PCBZ датащи(HTML) 47 Page - Analog Devices

Back Button AD9524/PCBZ Datasheet HTML 43Page - Analog Devices AD9524/PCBZ Datasheet HTML 44Page - Analog Devices AD9524/PCBZ Datasheet HTML 45Page - Analog Devices AD9524/PCBZ Datasheet HTML 46Page - Analog Devices AD9524/PCBZ Datasheet HTML 47Page - Analog Devices AD9524/PCBZ Datasheet HTML 48Page - Analog Devices AD9524/PCBZ Datasheet HTML 49Page - Analog Devices AD9524/PCBZ Datasheet HTML 50Page - Analog Devices AD9524/PCBZ Datasheet HTML 51Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 47 / 56 page
background image
Data Sheet
AD9524
Rev. E | Page 47 of 56
Output PLL (PLL2) (Address 0x0F0 to Address 0x0F9)
Table 45. PLL2 Charge Pump Control
Table 46. PLL2 Feedback N Divider Control
Table 47. PLL2 Control
Address
Bits
Bit Name
Description
0x0F2
7
PLL2 lock detector power-down
Controls power-down of the PLL2 lock detector.
1: lock detector powered down.
0: lock detector active.
6
Reserved
Default = 0; value must remain 0.
5
Enable frequency doubler
Enables doubling of the PLL2 reference input frequency.
1: enabled.
0: disabled.
4
Enable SPI control of antibacklash
pulse width
Controls the functionality of Register 0x0F2, Bits[3:2]. Set the antibacklash pulse
width to the minimum setting. By setting Bit 4 to 1 from the default of 0, Bits[3:2]
consequently default to 00.
0 (default): device automatically controls the antibacklash period to high
(equivalent to Register 0x0F2, Bits[3:2] = 10).
1: antibacklash period defined by Register 0x0F2, Bits[2:1] (recommended setting).
[3:2]
Antibacklash pulse width control
Controls the PFD antibacklash period of PLL2.
00 (default): minimum (recommended setting).
01: low.
10: high.
11: maximum.
These bits are ineffective unless Register 0x0F2, Bit 4 = 1.
[1:0]
PLL2 charge pump mode
Controls the mode of the PLL2 charge pump.
00: tristate.
01: pump up.
10: pump down.
11 (default): normal.
Address
Bits
Bit Name
Description
0x0F0
[7:0]
PLL2 charge pump control
These bits set the magnitude of the PLL2 charge pump current. Granularity is ~3.5 μA
with a full-scale magnitude of ~900 μA.
Address
Bits
Bit Name
Description
0x0F1
[7:6]
A counter
A counter word
[5:0]
B counter
B counter word
Feedback Divider Constraints
A Counter (Bits[7:6])
B Counter (Bits[5:0])
Allowed N Division (4 × B + A)
A = 0 or A = 1
B = 4
16, 17
A = 0 to A = 2
B = 5
20, 21, 22
A = 0 to A = 2
B = 6
24, 25, 26
A = 0 to A = 3
B ≥ 7
28, 29 … continuous to 255



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com