AD9524SLASHPCBZ datasheet(44/56 Pages) AD

44 / 56 page

AD9524

Data Sheet

Rev. E | Page 44 of 56

Input PLL (PLL1) (Address 0x010 to Address 0x01D)

Table 35. PLL1 REFA R Divider Control

Address

Bits

Bit Name

Description

0x010

[7:0]

REFA R divider

10-bit REFA R divider, Bits[7:0] (LSB). Divide-by-1 to divide-by-1023.

00000000, 00000001: divide-by-1.

0x011

[1:0]

10-bit REFA R divider, Bits[9:8] (MSB)

Table 36. PLL1 REFB R Divider Control1

Address

Bits

Bit Name

Description

0x012

[7:0]

REFB R divider

10-bit REFB R divider, Bits[7:0] (LSB). Divide-by-1 to divide-by-1023.

00000000, 00000001: divide-by-1.

0x013

[1:0]

10-bit REFB R divider, Bits[9:8] (MSB)

Requires Register 0x01C, Bit 7 = 1 for division that is independent of REFA division.

Table 37. PLL1 Reference Test Divider

Address

Bits

Bit Name

Description

0x014

[7:6]

Reserved

[5:0]

REF_TEST divider

6-bit reference test divider. Divide-by-1 to divide-by-63.

000000, 000001: divide-by-1.

Table 38. PLL1 Reserved

Address

Bits

Bit Name

Description

0x015

[7:0]

Reserved

Table 39. PLL1 Feedback N Divider Control

Address

Bits

Bit Name

Description

0x016

[7:0]

PLL1 feedback N divider control

(N_PLL1)

10-bit feedback divider, Bits[7:0] (LSB). Divide-by-1 to divide-by-1023.

00000000, 00000001: divide-by-1.

0x017

[1:0]

10-bit feedback divider, Bits[1:0] (MSB)

Table 40. PLL1 Charge Pump Control

Address

Bits

Bit Name

Description

0x018

PLL1 charge pump tristate

Tristates the PLL1 charge pump.

[6:0]

PLL1 charge pump control

These bits set the magnitude of the PLL1 charge pump current. Granularity is ~0.5 μA

with a full-scale magnitude of ~63.5 μA.

0x019

[7:5]

Reserved

Reserved.

Enable SPI control of antibacklash

pulse width

Controls the functionality of Register 0x019, Bits[3:2].

0 (default): the device automatically controls the antibacklash period to high

(equivalent to Register 0x019, Bits[3:2] = 10)

1: antibacklash period defined by Register 0x019, Bits[3:2].

[3:2]

Antibacklash pulse width control

Controls the PFD antibacklash period.

00 (default): minimum.

01: low.

10: high.

11: maximum.

These bits are ineffective unless Register 0x019, Bit 4 = 1.

[1:0]

PLL1 charge pump mode

Controls the mode of the PLL1 charge pump.

00: (default) tristate.

01: pump up.

10: pump down.

11: normal.

AD9524/PCBZ датащи(PDF) 44 Page - Analog Devices

AD9524/PCBZ датащи(HTML) 44 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

датащи скачать

ссылки URL