| поискавой системы для электроныых деталей |
|
PD720201 датащи(PDF) 20 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
PD720201 датащи(HTML) 20 Page - Renesas Technology Corp |
|
20 / 43 page ![]() μPD720201/μPD720202 3. ELECTRICAL SPECIFICATIONS R19DS0047EJ0500 Rev. 5.00 Page 20 of 40 Jan. 17, 2013 3.8.3 Reset Table 3-11. Power on Reset (PONRSTB) Timings Parameter Symbol Condition Min. Max. Units Power on reset time TPONRST See Figure 3-9 1 ms Remarks 1. There is no order to power-on of VDD33, AVDD33, AVDD33 and VDD10. 2. All power sources should be stable within 100 ms from the fastest rising edge of power sources. 3. PONRSTB shall be de-asserted after all power sources and the system clock become stable. 4. PONRSTB shall be de-asserted before de-asserting PERSTB. Table 3-12. PCI Express Interface - PERSTB Signal Timings Parameter Symbol Condition Min. Max. Units Power stable to PERSTB inactive T PVPERL See Figure 3-9 100 ms PECLKP/PECLKN stable before PERSTB inactive T PERST-CLK See Figure 3-9 100 μs Figure 3-9. Power Up and Reset Remark As a power saving feature, the μPD720201 / μPD720202 stops XT1/XT2 oscillation whenever PERSTB is asserted (low) while PONRSTB is inactive (high). XT1/XT2 oscillation does not stop while PONRSTB is asserted (low). |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |