поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AM79C970A датащи(PDF) 178 Page - Advanced Micro Devices

номер детали AM79C970A
подробное описание детали  PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
PDF  219 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AMD [Advanced Micro Devices]
домашняя страница  http://www.amd.com
Logo AMD - Advanced Micro Devices

AM79C970A датащи(HTML) 178 Page - Advanced Micro Devices

Back Button AM79C970A Datasheet HTML 174Page - Advanced Micro Devices AM79C970A Datasheet HTML 175Page - Advanced Micro Devices AM79C970A Datasheet HTML 176Page - Advanced Micro Devices AM79C970A Datasheet HTML 177Page - Advanced Micro Devices AM79C970A Datasheet HTML 178Page - Advanced Micro Devices AM79C970A Datasheet HTML 179Page - Advanced Micro Devices AM79C970A Datasheet HTML 180Page - Advanced Micro Devices AM79C970A Datasheet HTML 181Page - Advanced Micro Devices AM79C970A Datasheet HTML 182Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 178 / 219 page
background image
AMD
P R E L I M I N A R Y
178
Am79C970A
SWITCHING CHARACTERISTICS: Bus Interface (continued)
Parameter
Symbol
Parameter Description
Test Conditions
Min
Max
Unit
EEPROM Timing
fEESK (EESK) EESK Frequency
@ 1.5 V for V (Note 2)
650
KHz
tHIGH (EESK) EESK High Time
@ 0.2 V
780
ns
tLOW
EESK Low Time
@ 0.8 V
780
ns
tVAL (EEDI)
EEDI Valid Output Delay from EESK
@ 1.5 V for V (Note 2)
–15
–15
ns
tVAL (EESK) EECS Valid Output Delay from EESK
@ 1.5 V for V (Note 2)
–15
–15
ns
tLOW (EECS) EECS Low Time
@ 1.5 V for V (Note 2)
1550
ns
tSU (EEDO)
EEDO Setup Time to EESK
@ 1.5 V for V (Note 2)
50
ns
tH (EEDO)
EEDO Hold Time from EESK
@ 1.5 V for V (Note 2)
0
ns
Expansion ROM Interface Timing
tVAL (ERA)
ERA Valid Delay from CLK
@ 1.5 V
ns
tVAL (EROE) EROE Valid Delay from CLK
@ 1.5 V
ns
tVAL
ERACLK Valid Delay from CLK
@ 1.5 V
ns
(ERACLK)
tSU (ERD)
ERD Setup Time to CLK
@ 1.5 V
ns
tH (ERD)
ERD Hold Time to CLK
@ 1.5 V
ns
JTAG (IEEE 1149.1) Test Signal Timing
tJ1
TCK Frequency
10
MHz
tJ2
TCK Period
100
tJ3
TCK High Time
@ 2.0 V
45
ns
tJ4
TCK Low Time
@ 0.8 V
45
ns
tJ5
TCK Rise Time
4ns
tJ6
TCK Fall Time
4ns
tJ7
TDI, TMS Setup Time
8
ns
tJ8
TDI, TMS Hold Time
10
ns
t9
TDO Valid Delay
3
30
ns
tJ9
TDO Float Delay
50
ns
tJ11
All Outputs (Non-Test) Valid Delay
3
25
ns
tJ12
All Outputs (Non-Test) Float Delay
36
ns
tJ13
All Outputs (Non-Test) Setup Time
8
ns
tJ4
All Outputs (Non-Test) Hold Time
7
ns
Note:
1. Not tested; parameter guaranteed by characterization.
2. Parameter value is given for automatic EEPROM read operation. When EEPROM port (BCR19) is used to access the
EEPROM, software is responsible for meeting EEPROM timing requirements.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com