| поискавой системы для электроныых деталей |
|
AD5232 датащи(PDF) 15 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD5232 датащи(HTML) 15 Page - Analog Devices |
|
15 / 24 page ![]() Data Sheet AD5232 Rev. C | Page 15 of 24 SERIAL DATA INTERFACE The AD5232 contains a 4-wire SPI-compatible digital interface (SDI, SDO, CS, and CLK) and uses a 16-bit serial data-word that is loaded MSB first. The format of the SPI-compatible word is shown in Table 7. The chip select (CS) pin must be held low until the complete data-word is loaded into the SDI pin. When CS returns high, the serial data-word is decoded according to the instructions in Table 8. The command bits (Cx) control the operation of the digital potentiometer. The address bits (Ax) determine which register is activated. The data bits (Dx) are the values that are loaded into the decoded register. Table 9 provides an address map of the EEMEM locations. The last command instruction executed prior to a period of no programming activity should be the no operation (NOP) command instruction (Com- mand Instruction 0). This instruction places the internal logic circuitry in a minimum power dissipation state. COUNTER CLK SDI 5V SDO GND PR WP AD5232 CS VALID COMMAND SERIAL REGISTER COMMAND PROCESSOR AND ADDRESS DECODE RPULL-UP Figure 33. Equivalent Digital Input/Output Logic The AD5232 has an internal counter that counts a multiple of 16 bits (per frame) for proper operation. For example, the AD5232 works with a 16-bit or 32-bit word, but it cannot work properly with a 15-bit or 17-bit word. To prevent data from mislocking (due to noise, for example), the counter resets if the count is not a multiple of 4 when CS goes high, but the data remains in the register if the count is a multiple of 4. In addition, the AD5232 has a subtle feature whereby, if CS is pulsed without CLK and SDI, the part repeats the previous command (except during power- up). As a result, care must be taken to ensure that no excessive noise exists in the CLK or CS line that may alter the effective number of bits pattern. The equivalent serial data input and output logic is shown in Figure 33. The open-drain SDO is disabled whenever CS is logic high. The SPI interface can be used in two slave modes: CPHA = 1, CPOL = 1; and CPHA = 0, CPOL = 0. CPHA and CPOL refer to the control bits that dictate SPI timing in the following micro- processors and MicroConverter® devices: the ADuC812 and the ADuC824, the M68HC11, and the MC68HC16R1/916R1. ESD protection of the digital inputs is shown in Figure 34 and Figure 35. GND INPUTS 300Ω VDD LOGIC PINS AD5232 Figure 34. Equivalent ESD Digital Input Protection GND INPUTS 300Ω VDD WP AD5232 Figure 35. Equivalent WP Input Protection DAISY-CHAINING OPERATION The SDO pin serves two purposes: it can be used to read back the contents of the wiper setting and the EEMEM using Command Instruction 9 and Command Instruction 10 (see Table 8), or it can be used for daisy-chaining multiple devices.The remaining com- mand instructions are valid for daisy-chaining multiple devices in simultaneous operations. Daisy chaining minimizes the number of port pins required from the controlling IC (see Figure 36). The SDO pin contains an open-drain N-channel FET that requires a pull-up resistor if this function is used. As shown in Figure 36, users must tie the SDO pin of one package to the SDI pin of the next package. Users may need to increase the clock period because the pull-up resistor and the capacitive loading at the SDO-to-SDI interface may require additional time delay between subsequent packages. If two AD5232s are daisy-chained, 32 bits of data are required. The first 16 bits go to U2, and the second 16 bits with the same format go to U1. The 16 bits are formatted to contain the 4-bit instruction, followed by the 4-bit address, followed by the eight bits of data. The CS pin should be kept low until all 32 bits are locked into their respective serial registers. The CS pin is then pulled high to complete the operation. SDI SDO CLK CLK SDI SDO AD5232 U1 AD5232 U2 CS CS VDD MicroConverter RP 2.2kΩ Figure 36. Daisy-Chain Configuration Using the SDO |
|
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |