DSPIC33FJ12GP201TESLASHML datasheet(40/242 Pages) MICROCHIP

40 / 242 page

dsPIC33FJ12GP201/202

DS70264B-page 38

Preliminary

3.2.6

SOFTWARE STACK

In addition to its use as a working register, the W15

used as a software Stack Pointer. The Stack Pointer

always points to the first available free word and grows

from lower to higher addresses. It pre-decrements for

stack pops and post-increments for stack pushes, as

shown in Figure 3-4. For a PC push during any CALL

instruction, the MSB of the PC is zero-extended before

the push, ensuring that the MSB is always clear.

The Stack Pointer Limit register (SPLIM) associated

with the Stack Pointer sets an upper address boundary

for the stack. SPLIM is uninitialized at Reset. As is the

case for the Stack Pointer, SPLIM<0> is forced to ‘0’

because all stack operations must be word-aligned.

When an EA is generated using W15 as a source or

destination pointer, the resulting address is compared

with the value in SPLIM. If the contents of the Stack

Pointer (W15) and the SPLIM register are equal and a

push operation is performed, a stack error trap will not

occur. The stack error trap will occur on a subsequent

push operation. For example, to cause a stack error

trap when the stack grows beyond address 0x2000 in

RAM, initialize the SPLIM with the value 0x1FFE.

Similarly, a Stack Pointer underflow (stack error) trap is

generated when the Stack Pointer address is found to

be less than 0x0800. This prevents the stack from

interfering with the Special Function Register (SFR)

space.

A write to the SPLIM register should not be immediately

followed by an indirect read operation using W15.

FIGURE 3-4:

CALL STACK FRAME

3.2.7

DATA RAM PROTECTION FEATURE

The dsPIC33F product family supports Data RAM

protection features that enable segments of RAM to be

protected when used in conjunction with Boot and

Secure Code Segment Security. BSRAM (Secure RAM

segment for BS) is accessible only from the Boot

Segment Flash code when enabled. SSRAM (Secure

RAM segment for RAM) is accessible only from the

Secure Segment Flash code when enabled. See

Table 3-1 for an overview of the BSRAM and SSRAM

SFRs.

3.3

Instruction Addressing Modes

The addressing modes shown in Table 3-22 form the

basis of the addressing modes optimized to support the

specific features of individual instructions. The

addressing modes provided in the MAC class of

instructions differ from those in the other instruction

types.

3.3.1

FILE REGISTER INSTRUCTIONS

Most file register instructions use a 13-bit address field

(f) to directly address data present in the first 8192

bytes of data memory (near data space). Most file

which is denoted as WREG in these instructions. The

destination is typically either the same file register or

WREG (with the exception of the MUL instruction),

which writes the result to a register or register pair. The

MOV instruction allows additional flexibility and can

access the entire data space.

3.3.2

MCU INSTRUCTIONS

The three-operand MCU instructions are of the form:

Operand 3 = Operand 1 <function> Operand 2

where Operand 1 is always a working register (that is,

the addressing mode can only be register direct), which

is referred to as Wb. Operand 2 can be a W register,

fetched from data memory, or a 5-bit literal. The result

location can be either a W register or a data memory

location. The following addressing modes are

supported by MCU instructions:

• Register Direct

• Register Indirect

• Register Indirect Post-Modified

• Register Indirect Pre-Modified

• 5-bit or 10-bit Literal

Note:

A PC push during exception processing

concatenates the SRL register to the MSB

of the PC prior to the push.

PC<15:0>

000000000

W15 (before CALL)

W15 (after CALL)

0x0000

PC<22:16>

POP : [--W15]

PUSH : [W15++]

Note:

Not all instructions support all the

addressing modes given above. Individual

instructions can support different subsets

of these addressing modes.

DSPIC33FJ12GP201TE/ML датащи(PDF) 40 Page - Microchip Technology

DSPIC33FJ12GP201TE/ML датащи(HTML) 40 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL