поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MPC5604E датащи(PDF) 61 Page - Freescale Semiconductor, Inc

номер детали MPC5604E
подробное описание детали  MPC5604E Microcontroller Data Sheet
PDF  75 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC5604E датащи(HTML) 61 Page - Freescale Semiconductor, Inc

Back Button MPC5604E Datasheet HTML 57Page - Freescale Semiconductor, Inc MPC5604E Datasheet HTML 58Page - Freescale Semiconductor, Inc MPC5604E Datasheet HTML 59Page - Freescale Semiconductor, Inc MPC5604E Datasheet HTML 60Page - Freescale Semiconductor, Inc MPC5604E Datasheet HTML 61Page - Freescale Semiconductor, Inc MPC5604E Datasheet HTML 62Page - Freescale Semiconductor, Inc MPC5604E Datasheet HTML 63Page - Freescale Semiconductor, Inc MPC5604E Datasheet HTML 64Page - Freescale Semiconductor, Inc MPC5604E Datasheet HTML 65Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 61 / 75 page
background image
Electrical characteristics
MPC5604E Microcontroller Data Sheet, Rev. 4
Freescale Semiconductor
61
3.18.10 Fast ethernet interface
MII signals use CMOS signal levels compatible with devices operating at either 5.0 V or 3.3 V. Signals are not TTL compatible.
They follow the CMOS electrical characteristics.
3.18.10.1 MII receive signal timing (RXD[3:0], RX_DV, RX_ER, and RX_CLK)
The receiver functions correctly up to a RX_CLK maximum frequency of 25 MHz +1%. There is no minimum frequency
requirement. In addition, the system clock frequency must exceed four times the RX_CLK frequency.
Figure 32. MII receive signal timing diagram
3.18.10.2 MII transmit signal timing (TXD[3:0], TX_EN, TX_ER, TX_CLK)
The transmitter functions correctly up to a TX_CLK maximum frequency of 25 MHz +1%. There is no minimum frequency
requirement. In addition, the system clock frequency must exceed four times the TX_CLK frequency.
The transmit outputs (TXD[3:0], TX_EN, TX_ER) can be programmed to transition from either the rising or falling edge of
TX_CLK, and the timing is the same in either case. This options allows the use of non-compliant MII PHYs.
Refer to the Ethernet chapter for details of this option and how to enable it.
Table 34. MII receive signal timing
No.
Parameter
Min
Max
Unit
1
Rx Clock Period
40
—
ns
2
RXD[3:0], RX_DV, RX_ER to RX_CLK setup
5—
ns
3
RX_CLK to RXD[3:0], RX_DV, RX_ER hold
5—
ns
4
Rx Clock Duty Cycle
40
60
%
Table 35. MII transmit signal timing1
1 Output pads configured with SRC = 0b11.
No.
Parameter
Min
Max
Unit
5
TX Clock Period
40
—
ns
6
TX_CLK to TXD[3:0], TX_EN, TX_ER invalid
5—
ns
7
TX_CLK to TXD[3:0], TX_EN, TX_ER valid
—25
ns
8
TX Clock Duty Cycle
40
60
%
2
3
RX_CLK (input)
RXD[3:0] (inputs)
RX_DV
RX_ER
4
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com